











TPS82740A, TPS82740B

SLVSCE3A - JUNE 2014 - REVISED JUNE 2014

## TPS82740x 360-nA I<sub>Q</sub> MicroSIP<sup>™</sup> Step Down Converter Module for Low Power **Applications**

## **Features**

- 360-nA Typical Quiescent Current
- Up to 90% Efficiency at 10-µA Output Current
- Pin-Selectable Output Voltages in 100-mV Steps
- Integrated Slew Rate Controlled Load Switch
- Up to 200-mA Output Current
- Input Voltage Range V<sub>IN</sub> from 2.2 V to 5.5 V
- RF Friendly DCS-Control™
- Low Output Voltage Ripple
- Automatic Transition to No Ripple 100% Mode
- Discharge Function on VOUT and LOAD
- Sub 1.1-mm Profile Solution
- Total Solution Size < 6.7mm<sup>2</sup>
- Small 2.3 mm x 2.9 mm MicroSIP™ Package


## **Applications**

- Bluetooth® Low Energy, RF4CE, Zigbee
- Wearable Electronics
- **Energy Harvesting**

## 3 Description

The TPS82740 is the industry's first step-down converter module featuring typically 360-nA guiescent current consumption. It is a complete MicroSIP<sup>TM</sup> DC/DC step-down power solution intended for ultra low-power applications. The module includes the regulator, inductor and input/output capacitors. The integration of all required passive components enables a tiny solution size of only 6.7  $mm^2$ .

Figure 1. Typical Application



This new DCS-Control™ based device extends the light load efficiency range below 10-µA load currents. It supports output currents up to 200 mA.

The device operates from rechargeable Li-lon batteries, Li-primary battery chemistries such as Li-SOCI2, Li-MnO2 and two or three cell alkaline batteries. The input voltage range up to 5.5 V also allows operation from an USB port and thin-film solar modules.

The output voltage is user selectable by three voltage select pins (VSEL), within a range from 1.8 V to 2.5 V (TPS82740A) and 2.6 V to 3.3 V (TPS82740B) in 100-mV steps. The TPS82740 features low output voltage ripple and low noise. Once the battery voltage comes close to the output voltage (close to 100% duty cycle), the device enters no ripple 100% mode operation preventing an increase of output voltage ripple. In this case the device stops switching and the output is connected to the input voltage.


The integrated slew rate controlled load switch with a typical ON-resistance of 0.6Ω distributes the selected output voltage to a temporarily used sub-system.

The TPS82740 is available in a small 9-bump 6.7 mm<sup>2</sup> MicroSiP™ package.

#### Device Information<sup>(1)</sup>

PART NUMBER	JMBER PACKAGE BODY SIZE (NON		
TPS82740A	μSIP	2.30 mm × 2.90 mm	
TPS82740B	μSIP	2.30 mm × 2.90 mm	

(1) For all available packages, see the orderable addendum at the end of the datasheet.





## **Table of Contents**

1	Features 1		9.3 Feature Description	15
•			9.4 Device Functional Modes	
2	Applications 1			
3	Description 1	10	Application and Implementation	20
4	Revision History2		10.1 Application Information	20
5	Device Comparison Table3		10.2 Typical Application	20
6	Pin Configuration and Functions	11	Power Supply Recommendations	23
7	Specifications4	12	Layout	23
•	7.1 Absolute Maximum Ratings 4		12.1 Layout Guidelines	23
	7.2 ESD Ratings		12.2 Layout Example	23
	7.3 Recommended Operating Conditions		12.3 Surface Mount Information	<mark>24</mark>
	7.4 Thermal Information	13	Device and Documentation Support	25
	7.5 Electrical Characteristics 5		13.1 Documentation Support	25
	7.6 Typical Characteristics		13.2 Trademarks	25
8	Parameter Measurement Information		13.3 Electrostatic Discharge Caution	25
9	Detailed Description		13.4 Glossary	25
9	9.1 Overview	14	Mechanical, Packaging, and Orderable	
			Information	25
	9.2 Functional Block Diagram		14.1 Tape and Reel Information	26

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


C	hanges from Original (June 2014) to Revision A	Page
•	Added 150 mA Typical current specification for I <sub>LIM softstart</sub> , Low side MOSFET switch current limit	6



## 5 Device Comparison Table

PART NUMBER	OUTPUT VOLTAGE SETTINGS (VSEL1, VSEL2, VSEL3)	PACKAGE MARKING
TPS82740A	1.8V to 2.5V in 100mV steps	E7
TPS82740B	2.6V to 3.3V in 100mV steps	E8

## 6 Pin Configuration and Functions



## **Pin Functions**

PIN	١	1/0	DESCRIPTION
NAME	NO	1/0	DESCRIPTION
VIN	C3	IN	Input voltage supply pin of the module.
GND	C2	-	Ground terminal.
CTRL	B2	IN	CTRL pin controls the LOAD output pin. With CTRL = low, the LOAD output is disabled. This pin must be terminated and not left floating.
VOUT	C1	OUT	Output voltage pin of the module. An internal load switch is connected between VOUT pin and LOAD pin.
LOAD	B1	OUT	Load switch output pin controlled by the CTRL pin. With CTRL = high, an internal load switch connects the LOAD pin to the VOUT pin. The LOAD pin allows connect / disconnect other system components to the output of the DC/DC converter. This pin is pulled to GND with the CTRL pin = low. The LOAD pin features soft switching. If not used, leave the pin open.
VSEL3	A1	IN	Output voltage selection pins. See Table 1 and Table 2 for V <sub>OUT</sub> selection. These pins must be terminated
VSEL2	A2	IN	and can be changed during operation.
VSEL1	А3	IN	
EN	В3	IN	High level enables the devices and low level turns the device into shutdown mode. This pin must be terminated and not left floating.

Table 1. Output Voltage Setting TPS82740A

Device	VOUT	VSEL3	VSEL2	VSEL1
	1.8	0	0	0
	1.9	0	0	1
	2.0	0	1	0
TDC027404	2.1	0	1	1
TPS82740A	2.2	1	0	0
	2.3	1	0	1
	2.4	1	1	0
	2.5	1	1	1



## Table 2. Output Voltage Setting TPS82740B

Device	VOUT	VSEL3	VSEL2	VSEL1
	2.6	0	0	0
	2.7	0	0	1
	2.8	0	1	0
TDC00740D	2.9	0	1	1
TPS82740B	3.0	1	0	0
	3.1	1	0	1
	3.2	1	1	0
	3.3	1	1	1

## 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted)

			VALUE		UNIT
			MIN	MAX	
Pin voltage (2)	VIN	-	-0.3	6	V
	EN, CTRL, VSEL1, VSEL2, VSEL3	-	-0.3	V <sub>IN</sub> +0.3V	V
	VOUT, LOAD	-	-0.3	3.7	V
Operating ambient	temperature range, T <sub>A</sub> <sup>(3)</sup>		-40	85	°C
Operating junction	temperature T <sub>J</sub>		-40	125	°C
Storage temperatur	re, T <sub>stg</sub>	-	-55	125	

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Supply voltage V <sub>IN</sub>		2.2		5.5	V
I <sub>OUT</sub> + I <sub>LOAD</sub>					200	mA
		$V_{OUTnom} \le V_{IN} \le V_{OUTnom} + 0.7V$			100	
I <sub>LOAD</sub>	Load current (current from LOAD pin)				100	
C <sub>OUT</sub>	Additional output capacitance connected to VOUT pin (not including LOAD pin)				10	μF
C <sub>LOAD</sub>	Capacitance connected to LOAD pin				10	
T <sub>J</sub>	Operating junction temperature range		-40		90	°C
T <sub>A</sub>	Operating ambient temperature range		-40		85	

<sup>(2)</sup> All voltage values are with respect to network ground terminal GND.

<sup>(3)</sup> In applications where ambient temperature (T<sub>A</sub>) constantly stays above 70°C, the product life time might degrade. MLCC capacitor reliability and lifetime is depending on temperature and applied voltage conditions. At higher temperatures, MLCC capacitors are subject to stronger stress. The most critical parameter is the Insulation Resistance (IR) resulting in leakage current.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 7.4 Thermal Information

		TPS82740	
	THERMAL METRIC <sup>(1)</sup>	μSIP	UNIT
		9 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	83	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	53	
$R_{\theta JB}$	Junction-to-board thermal resistance	-	°C/W
ΨЈТ	Junction-to-top characterization parameter	-	C/VV
ΨЈВ	Junction-to-board characterization parameter	-	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	-	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

## 7.5 Electrical Characteristics

 $V_{IN} = 3.6V$ ,  $T_A = -40$ °C to 85°C, typical values are at  $T_A = 25$ °C (unless otherwise noted)

P/	ARAMETER	TEST CONDITIONS	3	MIN TYP	MAX	UNIT
SUPPLY						
V <sub>IN</sub>	Input voltage range			2.2	5.5	V
		EN = $V_{IN}$ , CTRL = GND, $I_{OUT}$ = $0\mu$ A, $V_{OUT}$ = switching	$N = V_{IN}$ , CTRL = GND, $I_{OUT} = 0\mu A$ , $V_{OUT} = 1.8V / 2.6V$ , device not witching		2300	
		EN = V <sub>IN</sub> , I <sub>OUT</sub> = 0mA, CTRL = GND, V <sub>OUT</sub> = 1.8V device switching		460		nA
lα	Operating quiescent	EN = V <sub>IN</sub> , I <sub>OUT</sub> = 0mA, CTRL = GND, V <sub>OUT</sub> =	500			
·Q	current	$EN = V_{IN}$ , $I_{OUT} = 0$ mA., $CTRL = V_{IN}$ , $V_{OUT} = 1$ switching	.8V, device not	12.5		4
		$EN = V_{IN}$ , $I_{OUT} = 0$ mA., $CTRL = V_{IN}$ , $V_{OUT} = 2$ switching	2.6V, device not	13.5		μΑ
I <sub>SD</sub>	Shutdown current	EN = GND, shutdown current into V <sub>IN</sub>		70		^
		N = GND, shutdown current into $V_{IN}$ , $T_A = 60$ °C		150		nA
V <sub>TH_UVLO+</sub>	Undervoltage	ising V <sub>IN</sub>		2.075	2.15	
V <sub>TH_UVLO</sub> -	lockout threshold	Falling V <sub>IN</sub>		1.925	2	V
INPUTS EN, CTRL	, VSEL 1-3		·			
V <sub>IH TH</sub>	High level input threshold	$2.2 \text{V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{V}$			1.1	V
V <sub>IL TH</sub>	Low level input threshold	2.2V ≤ V <sub>IN</sub> ≤ 5.5V		0.4		V
I <sub>IN</sub>	Input bias Current	T <sub>A</sub> = 25°C			10	nA
		T <sub>A</sub> = -40°C to 85°C			25	
POWER SWITCHE	S					
	High side MOSFET switch current limit	0.01/2/1/25.51/		430		mA
I <sub>LIMF</sub>	Low side MOSFET switch current limit	$12.2V \le V_{IN} \le 5.5V$		430		mA
OUTPUT DISCHAF	RGE SWITCH (VOUT)					
R <sub>DSCH_VOUT</sub>	MOSFET on- resistance	EN = GND, I <sub>OUT</sub> = -10mA into VOUT pin		30	65	Ω
1	Bias current into	EN V V 2V/2 9V CEDI CND	T <sub>A</sub> = 25°C	40	660	~ ^
I <sub>IN_VOUT</sub>	VOUT pin	$EN = V_{IN}$ , $V_{OUT} = 2V / 2.8V$ , $CTRL = GND$	$T_A = -40$ °C to 85°C		1570	nA
LOAD OUTPUT (L	OAD)					
R <sub>LOAD</sub>	High side MOSFET on-resistance	I <sub>LOAD</sub> = 50mA, CTRL = V <sub>IN</sub> , V <sub>OUT</sub> = 2.0V / 2.8V, 2.2 V ≤ V <sub>IN</sub> ≤ 5.5V		0.6	1.25	Ω
R <sub>DSCH_LOAD</sub>	Low side MOSFET on-resistance	CTRL = GND, 2.2V ≤ V <sub>IN</sub> ≤ 5.5V, I <sub>LOAD</sub> = - 10mA		30	65	
t <sub>Rise_LOAD</sub>	V <sub>LOAD</sub> rise time	Starting with CTRL low to high transition, tim 0V to 95%, $V_{OUT}$ = 1.8V / 2.6V, 2.2V $\leq$ $V_{IN}$ $\leq$ 25°C	tarting with CTRL low to high transition, time to ramp $V_{LOAD}$ from V to 95%, $V_{OUT}$ = 1.8V / 2.6V, 2.2V $\leq$ $V_{IN}$ $\leq$ 5.5V, $I_{LOAD}$ = 1mA, $T_A$ =		800	μs



## **Electrical Characteristics (continued)**

 $V_{IN}$  = 3.6V,  $T_A$  = -40°C to 85°C, typical values are at  $T_A$  = 25°C (unless otherwise noted)


PAR	RAMETER	TEST CONDITIONS	MAX	UNIT			
AUTO 100% MODE TRANSITION						•	
V <sub>TH_100+</sub>	Auto 100% Mode exit detection threshold <sup>(1)</sup>	Rising $V_{IN}$ ,100% Mode is left with $V_{IN} = V_{OUT} + V_{OUT}$ at $T_J = 85^{\circ}C$	TH_100+ , max value	170	250	340	mV
V <sub>TH_100</sub> -	Auto 100% Mode enter detection threshold <sup>(1)</sup>	Falling $V_{IN}$ , 100% Mode is entered with $V_{IN} = V_{OL}$ value at $T_J = 85$ °C	<sub>JT</sub> + V <sub>TH_100-</sub> , max	110	200	280	
OUTPUT						•	
t <sub>Startup_delay</sub>	Regulator start up delay time	From transition EN = low to high until device star	ts switching		10	25	ms
t <sub>Softstart</sub>	Softstart time with reduced switch current limit	$2.2V \le V_{IN} \le 5.5V$ , EN = $V_{IN}$			400	1200	μs
1	High side MOSFET switch current limit	Reduced switch current limit during softstart		80	150	200	mA
ILIM_softstart	Low side MOSFET switch current limit	Reduced switch current limit during solistant			150		mA
	Output voltage	Output voltages are selected with pins VSEL1,	TPS82740A	1.8		2.5	V
	range	VSEL2, VSEL3	TPS82740B	2.6		3.3	
Output voltage accuracy		I <sub>OUT</sub> = 10mA, V <sub>OUT</sub> = 1.8V / 2.6V		-2.5	0	2.5	%
		I <sub>OUT</sub> = 100mA, V <sub>OUT</sub> = 1.8V / 2.6V		-2	0	2	
	DC output voltage load regulation	V <sub>OUT</sub> = 1.8V / 2.6V, CTRL = V <sub>IN</sub>		0.001		%/mA	
	DC output voltage line regulation	$V_{OUT} = 1.8V / 2.6V$ , CTRL = $V_{IN}$ , $I_{OUT} = 10$ mA, 2	.5V ≤ V <sub>IN</sub> ≤ 5.5V		0		%/V

<sup>(1)</sup>  $V_{IN}$  is compared to the programmed output voltage ( $V_{OUT}$ ). When  $V_{IN}$ – $V_{OUT}$  falls below  $V_{TH\_100-}$ , the device enters 100% Mode by turning the high side MOSFET on. 100% Mode is exited when  $V_{IN}$ – $V_{OUT}$  exceeds  $V_{TH\_100+}$  and the device starts switching. The hysteresis for the 100% Mode detection threshold  $V_{TH\_100+}$  -  $V_{TH\_100-}$  is always positive and 50 mV(typ.)


## 7.6 Typical Characteristics

TABLE OF	GRAPHS		FIGURE
η	Efficiency	vs Output Current	Figure 4, Figure 5, Figure 6, Figure 7
η	Efficiency	vs Input Voltage	Figure 8, Figure 9, Figure 10, Figure 11
V <sub>OUT</sub>	Output voltage	vs Output curent	Figure 12, Figure 13, Figure 14, Figure 15
IQ	Operating quiescent current	vs Input voltage	Figure 2
I <sub>SD</sub>	Shutdown current	vs Input voltage	Figure 3
	Automatic Transition into 100% Mode		Figure 19, Figure 20, Figure 21
F <sub>SW</sub>	Switching frequency	vs Output current	Figure 16, Figure 17, Figure 18
	Line and Load Transient Performance		Figure 22, Figure 23, Figure 24, Figure 25, Figure 26, Figure 27, Figure 28, Figure 29, Figure 30, Figure 31
	AC load regulation performance		Figure 32, Figure 33
LOAD	LOAD Output Behavior		Figure 34, Figure 35, Figure 36
	Input Voltage Ramp up / down		Figure 37, Figure 38, Figure 39, Figure 40






# TEXAS INSTRUMENTS







Copyright © 2014, Texas Instruments Incorporated













# TEXAS INSTRUMENTS










## **8 Parameter Measurement Information**






## 9 Detailed Description

#### 9.1 Overview

The TPS82740 is the first fully integrated step down converter module with an ultra low quiescent current consumption (360nA typ.) while maintaining a regulated output voltage and featuring TI's DCS-Control™ topology. The device extends high efficiency operation to output currents down to a few micro amperes.

## 9.2 Functional Block Diagram



#### 9.3 Feature Description

#### 9.3.1 DCS-Control™

TI's DCS-Control™ (Direct Control with Seamless Transition into Power Save Mode) is an advanced regulation topology, which combines the advantages of hysteretic and voltage mode control. Characteristics of DCS-Control™ are excellent AC load regulation and transient response, low output ripple voltage and a seamless transition between PFM and PWM mode operation. DCS-Control™ includes an AC loop which senses the output voltage (VOUT pin) and directly feeds the information to a fast comparator stage. This comparator sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. In order to achieve accurate DC load regulation, a voltage feedback loop is used.

The DCS-Control™ topology supports PWM (Pulse Width Modulation) mode for medium and high load conditions and Power Save Mode at light loads. During PWM mode, it operates in continuous conduction. The switching frequency goes up to 1.7MHz with a controlled frequency variation depending on the input voltage. If the load current decreases, the converter seamlessly enters Power Save Mode to maintain high efficiency down to very light loads. In Power Save Mode, the switching frequency varies nearly linearly with the load current. Since DCS-Control™ supports both operation modes within one single building block, the transition from PWM to Power Save Mode is seamless without effects on the output voltage. The TPS82740 offers both excellent DC



## **Feature Description (continued)**

voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits. At high load currents, the converter operates in quasi fixed frequency PWM mode operation and at light loads in PFM (Pulse Frequency Modulation) mode to maintain highest efficiency over the full load current range. In PFM Mode, the device generates a single switching pulse to ramp up the inductor current and recharge the output capacitor, followed by a sleep period where most of the internal circuits are shutdown to achieve the lowest quiescent current. During this time, the load current is supported by the output capacitor. The duration of the sleep period depends on the load current and the inductor peak current.

During the sleep periods, the quiescent current of the TPS82740 is reduced to 360nA. This low quiescent current consumption is achieved by an ultra low power voltage reference, an integrated high impedance (typ.  $50M\Omega$ ) feedback divider network and an optimized DCS-Control<sup>TM</sup> block.

#### 9.3.2 LOAD Switch

The LOAD pin can be used to power an additional, temporarily used sub-system. If the CTRL pin is set high, the LOAD pin is connected to the VOUT pin via an integrated load switch. The load switch is slew rate controlled to support soft switching and not impacting the regulated output VOUT. If the CTRL pin is set to low, the LOAD pin is disconnected from the VOUT pin and internally connected to GND by an internal discharge switch. The CTRL pin can be controlled by a micro controller and must be terminated. With CTRL pin high, the quiescent current is increased to improve the transient response.

#### 9.3.3 Output Voltage Selection (VSEL1, VSEL2, VSEL3)

The TPS82740 provides an integrated, high impedance (typ.  $50M\Omega$ ) feedback resistor divider network which is programmed by the pins VSEL1-3. The TPS82740A supports an output voltage range of 1.8V to 2.5V in 100mV steps, while the TPS82740B supports an output voltage range from 2.6V to 3.3V in 100mV steps. The output voltage can be changed during operation and supports a simple dynamic output voltage scaling, shown in Figure 46. The output voltage is programmed according to Table 1 and Table 2.

## 9.3.4 Output Discharge Function (VOUT and LOAD)

Both the VOUT pin and the LOAD pin feature a discharge circuit to connect each rail to GND, once they are disabled. This feature prevents residual charge voltages on capacitors connected to these pins, which may impact proper power up of the main- and sub-system. With the CTRL pin pulled low, the discharge circuit at the LOAD pin activates. With the EN pin pulled low, the discharge circuit at the pin VOUT activates.

## 9.3.5 Internal Current Limit

The TPS82740 integrates a current limit in the high side, as well as in the low side MOSFETs to protect the device against overload or short circuit conditions. The peak current in the switches is monitored cycle by cycle. If the high side MOSFET current limit is reached, the high side MOSFET is turned off and the low side MOSFET is turned on until the current decreases below the low side MOSFET current limit.

**Table 3. Load Pin Condition Table** 

	Pin con	dition	Operating condition	Remark
LOAD	EN	CTRL	VIN	
Connected to VOUT	high	high	> V <sub>UVLO</sub>	load switch enabled and slew rate controlled
	high	low	> V <sub>UVLO</sub>	load switch turned off
Connected to GND	low	high or low	> V <sub>UVLO</sub>	device and load switch disabled
	high	high	< V <sub>UVLO</sub>	device disabled due to UVLO



## 9.3.6 CTRL / DVS (Dynamic Voltage Scaling TPS62741)

In TPS62741, the CTRL pin controls beside the load switch as well Dynamic Voltage Scaling. The CTRL pin selects between two different voltage setting banks. The voltage of each bank are set with the VSEL pins 1-4 according to .

The output LOAD is controlled with the CTRL pin. The pin is internally connected either to VOUT pin or GND and can be used to power up/down temporarily used external circuits to reduce leakage current consumption of the system.

#### 9.4 Device Functional Modes

#### 9.4.1 Enable / Shutdown

The TPS82740 is activated when the EN pin is set high. For proper operation, the pin must be terminated and must not be left floating. With the EN pin set low, the device enters shutdown mode with less than typ. 70nA current consumption.

#### 9.4.2 Soft Start

When the device is enabled, the internal reference is powered up and after the startup delay time  $t_{Startup\_delay}$  has expired, the device enters softstart, starts switching and ramps up the output voltage. During softstart, the device operates with a reduced current limit,  $I_{LIM\_softstart}$ , of typ. 1/3 of the nominal current limit. This reduced current limit is active during the time  $t_{Softstart}$ . The current limit is increased to its nominal value,  $I_{LIMF}$ , once this time has expired or the nominal output voltage is reached.

## 9.4.3 POWER GOOD OUTPUT (PG)

The Power Good comparator features an open drain output. The PG comparator is active with EN pin set to high and  $V_{IN}$  is above the threshold  $V_{TH\_UVLO_+}$ . It is driven to high impedance once  $V_{OUT}$  trips the threshold  $V_{TH\_PG_+}$  for rising  $V_{OUT}$ . The output is pulled to low level once  $V_{OUT}$  falls below the PG hysteresis,  $V_{PG\_hys}$ . The output is also pulled to low level in case the input voltage  $V_{IN}$  falls below the undervoltage lockout threshold  $V_{TH\_UVLO_-}$  or the device is disabled with EN = low. The power good output (PG) can be used as an indicator for the system to signal that the converter has started up and the output voltage is in regulation.

Operating condition Pin condition Remark PG ΕN **CTRL** IOUT / ILOAD VIN **VOUT** PG comparator hiz high high don't care  $> V_{UVLO}$ VOUT > V<sub>TH PG+</sub> active, pull up resistor pulls PG to high PG comparator medium load (> active, pull up resistor hiz high VOUT > V<sub>TH PG+</sub> low > V<sub>UVLO</sub> 1mA) pulls PG to high PG comparator disabled for low Iq hiz high low light load (< 1mA)  $> V_{UVLO}$ VOUT > V<sub>TH PG+</sub> operation, pull up resistor pulls PG to high 0mA < IOUT < startup, overload or  $VOUT < V_{TH\_PG}$ high don't care low > V<sub>UVLO</sub> 100mA ramp down output disabled  $V_{IN} > 1.2V$ VOUT = 0device disabled low low don't care device disabled, due low high don't care output disabled  $< V_{UVLO}$ VOUT not present to UVLO

Table 4. PG condition table

**Table 5. VOUT Output Discharge Condition Table** 

VOUT pin	EN	VIN condition	remark
connected to GND, output discharged	low	$1.5V < V_{IN} < V_{UVLO}$	
connected to GND, output discharged	high	< V <sub>UVLO</sub>	



## **Table 5. VOUT Output Discharge Condition Table (continued)**

VOUT pin	EN	VIN condition	remark
hiz, discharge switch disabled	high	> V <sub>UVLO</sub>	during regulator start up, the discharge switch is enabled and VOUT pulled to low, until the regulator start up time t <sub>Start</sub> expires. During the softstart time and later, the discharge switch is disabled.



#### 9.4.4 Automatic Transition into 100% Mode

Once the input voltage comes close to the output voltage, the TPS82740 stops switching and enters 100% duty cycle operation. It connects the output VOUT via the inductor and the internal high side MOSFET switch to the input VIN, once the input voltage  $V_{IN}$  falls below the 100% mode enter threshold,  $V_{TH\_100-}$ . In 100% mode switching stops eliminating output voltage ripple. Because the output is connected to the input, the output voltage tracks the input voltage minus the voltage drop across the internal high side switch and the inductor caused by the output current. Once the input voltage increases and trips the 100% mode exit threshold,  $V_{TH\_100+}$ , the TPS82740 turns on and starts switching again. See Figure 41, Figure 19, Figure 20 and Figure 21.




Figure 41. Automatic Transition into 100% Mode



## 10 Application and Implementation

## 10.1 Application Information

The device is designed to operate from an input voltage supply range between 2.2V and 5.5V with a maximum output current of 200mA. Once the input voltage comes close to the output voltage, the DC/DC converter stops switching and enters 100% duty cycle operation. The integrated slew rate controlled load switch can distribute the selected output voltage to a temporarily used sub-system. The TPS82740 module operates in PWM mode for medium and high load conditions and in power save mode at light load currents.

At high load currents, the converter operates in quasi fixed frequency PWM mode operation. The switching frequency is up to 1.7MHz with a controlled frequency variation depending on the input voltage. If the load current decreases, the converter seamlessly enters Power Save Mode by varying the switching frequency linearly to maintain high efficiency over the full load current range. At very light load conditions the device generates a single switching pulse to ramp up the inductor current and recharge the output capacitor, followed by a sleep period where most of the internal circuits are shutdown to achieve 360nA quiescent current consumption.

## 10.2 Typical Application




Figure 42. Example of Implementation in a SOC Based System

## 10.2.1 Design Requirements

TPS82740 is a complete step-down converter module including all passive components (inductor, input and output capacitor). For most applications no additional input / output capacitors are required. Use the following typical application design procedure to select additional external components in case further performance improvement of the module is desired.

#### 10.2.2 Detailed Design Procedure

## 10.2.2.1 Input Capacitor Selection

For most applications, the integrated input capacitor at the VIN pin is sufficient.



## **Typical Application (continued)**

TPS82740 uses a tiny ceramic input capacitor. When a ceramic capacitor is combined with trace or cable inductance, such as that from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or can even damage the module. In this circumstance, additional ceramic 'bulk" capacitance, such as electrolytic or tantalum, should be placed between the input of the module and the power source lead to reduce ringing that occurs between the inductance of the power source leads and the module.

#### 10.2.2.1.1 Input Buffer Capacitor Selection

In addition to the small ceramic input capacitor a larger buffer capacitor C<sub>Buf</sub> is recommended to reduce voltage drops and ripple voltage. When using battery chemistries like Li-SOCI2, Li-SO2, Li-MnO2, the impedance of the battery has to be considered. These battery types tend to increase their impedance depending on discharge status and often can support output currents of only a few mA. Therefore a buffer capacitor is recommended to stabilize the battery voltage during DC/DC operations e.g. for a RF transmission. A voltage drop on the input of the TPS82740 during DC/DC operation impacts the advantage of the step down conversion for system power reduction. Furthermore the voltage drops can fall below the minimum recommended operating voltage of the device and leads to an early system cut off. Both effects reduce the battery life time. To achieve best performance and to extract the most energy out of the battery a good procedure is to select the buffer capacitor value for an voltage drop below 50mVpp during DC/DC operation. The capacitor value strongly depends on the used battery type, as well the current consumption during a RF transmission as well the duration of the transmission.

#### 10.2.2.2 Output Capacitor Selection

For most applications, the integrated output capacitor at the VOUT pin is sufficient.


In order to further reduce the output voltage ripple and improve the load transient performance an additional external output capacitance may be used. For most applications an additional  $4.7\mu F$  or  $10\mu F$  capacitor will be sufficient. Care should be taken that the total effective capacitance present at the output does not exceed  $10\mu F$  in order to guarantee loop stability. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended.

At the LOAD output pin, no additional output capacitor is required. For applications demanding external capacitance connected to the LOAD pin, the total capacitance should not exceed  $10\mu F$ .



## **Typical Application (continued)**

## 10.2.3 Application Curves





## 11 Power Supply Recommendations

The TPS82740 device is a complete and optimized power supply module working within the given specification range without additional components. Please use the information given in the Application Information section to connect the input and output circuitry appropriately.

## 12 Layout

## 12.1 Layout Guidelines

In making the pad size for the uSiP LGA balls, it is recommended that the layout use a non-solder-mask defined (NSMD) land. With this method, the solder mask opening is made larger than the desired land area, and the opening size is defined by the copper pad width. Figure 47 shows the appropriate diameters for a MicroSiP<sup>TM</sup> layout. Figure 48 shows a suggestion for the PCB layout.

## 12.2 Layout Example




Figure 47. Recommended Land Pattern Image and Dimensions

SOLDER PAD DEFINITIONS <sup>(1)(2)(3)(4)</sup>	COPPER PAD	SOLDER MASK <sup>(5)</sup> OPENING	COPPER THICKNESS	STENCIL (6) OPENING	STENCIL THICKNESS	
Non-solder-mask defined (NSMD)	0.30mm	0.360mm	1oz max (0.032mm)	0.34mm diameter	0.1mm thick	

- Circuit traces from non-solder-mask defined PWB lands should be 75μm to 100μm wide in the exposed area inside the solder mask opening. Wider trace widths reduce device stand off and affect reliability.
- (2) Best reliability results are achieved when the PWB laminate glass transition temperature is above the operating the range of the intended application.
- (3) Recommend solder paste is Type 3 or Type 4.
- (4) For a PWB using a Ni/Au surface finish, the gold thickness should be less than 0.5mm to avoid a reduction in thermal fatigue performance.
- (5) Solder mask thickness should be less than 20 μm on top of the copper circuit pattern.
- (6) For best solder stencil performance use laser cut stencils with electro polishing. Chemically etched stencils give inferior solder paste volume control.






Figure 48. PCB Layout Suggestion

## 12.3 Surface Mount Information

The TPS82740 MicroSIP™ module uses an open frame construction for a fully automated assembly process and provides a large surface area for pick and place operations. See the "Pick Area" in the package drawing.

Package height and weight have been kept to a minimum, allowing MicroSIP™ device handling similar to a 0805 footprint component.

For reflow recommendations, see document J-STD-20 from the JEDEC/IPC standard.



## 13 Device and Documentation Support

## 13.1 Documentation Support

#### 13.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 6. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	SAMPLE & BUY TECHNICAL DOCUMENTS		SUPPORT & COMMUNITY	
TPS82740A	Click here	Click here	Click here	Click here	Click here	
TPS82740B	Click here	Click here	Click here	Click here	Click here	

#### 13.2 Trademarks

DCS-Control, MicroSIP, MicroSiP are trademarks of Texas Instruments. Bluetooth is a registered trademark of Bluetooth SIG, Inc..

## 13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.4 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




## 14.1 Tape and Reel Information



# TAPE DIMENSIONS KO P1 BO BO Cavity A0


A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers
	-

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS82740ASIPR	uSIP	SIP	9	3000	178	9.0	2.5	3.1	1.35	4.0	8.0	Q2
TPS82740ASIPT	uSIP	SIP	9	250	178	9.0	2.83	3.18	1.2	4.0	8.0	Q2
TPS82740BSIPR	uSIP	SIP	9	3000	178	9.0	2.5	3.1	1.35	4.0	8.0	Q2
TPS82740BSIPT	uSIP	SIP	9	250	178	9.0	2.83	3.18	1.2	4.0	8.0	Q2






Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS82740ASIPR	uSIP	SIP	9	3000	223	194	35
TPS82740ASIPT	uSIP	SIP	9	250	223	194	35
TPS82740BSIPR	uSIP	SIP	9	3000	223	194	35
TPS82740BSIPT	uSIP	SIP	9	250	223	194	35



MICRO SYSTEM IN PACKAGE



#### MicroSiP is a trademark of Texas Instruments.

## NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

- 3. For pick and place nozzle recommendation, see product datasheet.4. Location, size and quantity of each component are for reference only and may vary.



MICRO SYSTEM IN PACKAGE




NOTES: (continued)

5. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



MICRO SYSTEM IN PACKAGE



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







5-Feb-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS82740ASIPR	ACTIVE	uSiP	SIP	9	3000	RoHS & Green	NIAU	Level-2-260C-1 YEAR	-40 to 85	E7	Samples
TPS82740ASIPT	ACTIVE	uSiP	SIP	9	250	RoHS & Green	NIAU	Level-2-260C-1 YEAR	-40 to 85	E7	Samples
TPS82740BSIPR	ACTIVE	uSiP	SIP	9	3000	RoHS & Green	NIAU	Level-2-260C-1 YEAR	-40 to 85	E8	Samples
TPS82740BSIPT	ACTIVE	uSiP	SIP	9	250	RoHS & Green	NIAU	Level-2-260C-1 YEAR	-40 to 85	E8	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

5-Feb-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 10-Mar-2021

## TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS82740ASIPR	uSiP	SIP	9	3000	178.0	9.0	2.5	3.1	1.35	4.0	8.0	Q2
TPS82740ASIPT	uSiP	SIP	9	250	178.0	9.0	2.83	3.18	1.2	4.0	8.0	Q2
TPS82740BSIPR	uSiP	SIP	9	3000	178.0	9.0	2.5	3.1	1.35	4.0	8.0	Q2
TPS82740BSIPT	uSiP	SIP	9	250	178.0	9.0	2.83	3.18	1.2	4.0	8.0	Q2

www.ti.com 10-Mar-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS82740ASIPR	uSiP	SIP	9	3000	223.0	194.0	35.0
TPS82740ASIPT	uSiP	SIP	9	250	223.0	194.0	35.0
TPS82740BSIPR	uSiP	SIP	9	3000	223.0	194.0	35.0
TPS82740BSIPT	uSiP	SIP	9	250	223.0	194.0	35.0

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated