

### *Features and Benefits*

- ❑ Fully compatible with J2411 Single Wire CAN specification for Class B in vehicle communications
  - ❑ 30  $\mu$ A typical power consumption in sleep mode independent from CAN voltage range
  - ❑ Operating voltage range 5...18V
  - ❑ Up to 100 kbps high-speed transmission mode
  - ❑ Up to 40 kbps bus speed
  - ❑ Selective BUS wakeup
  - ❑ Low RFI due to output wave shaping
  - ❑ Fully integrated receiver filter
  - ❑ Bus terminals proof against short-circuits and transients in automotive environment
  - ❑ Loss of ground protection
  - ❑ Protection against load dump, jump start
  - ❑ Thermal overload and short circuit protection
  - ❑ ESD protection of 4 kV on CAN pin (2kV on any other pin)
  - ❑ Undervoltage lock out
  - ❑ Bus dominant timeout feature
- 

### *Ordering Information*

<b>Ordering No.</b>	<b>Temperature Range</b>	<b>Package</b>
TH8055 JDC	-40 to 125 °C	SOIC8

---

### *General Description*

The TH8055 is a physical layer device for a single wire data link capable of operating with various CSMA/CR protocols such as the Bosch Controller Area Network (CAN) version 2.0. This serial data link network is intended for use in applications where high data rate is not required and a lower data rate can achieve cost reductions in both the physical media components and in the microprocessor and/or dedicated logic devices which use the network.

The network shall be able to operate in either the normal data rate mode or a high speed data download mode for assembly line and service data transfer operations. The high speed mode is only intended to be operational when the bus is attached to an off-board service node. This node shall provide temporary bus electrical loads which facilitate higher speed operation. Such temporary loads shall be removed when not performing download operations.

The bit rate for normal communications is typically 33 kbit/s, for high speed transmissions like described above a typical bit rate of 83 kbit/s is recommended. The TH8055 is designed in accordance to the Single Wire CAN Physical Layer Specification GMW3089 V1.26 and supports many additional features like undervoltage lockout, timeout for faulty blocked input signals, output blanking time in case of bus ringing and a very low sleep mode current.

---

*Contents*

<b>1.</b>	<b>Functional Diagram.....</b>	<b>3</b>
<b>2.</b>	<b>Functional Description .....</b>	<b>4</b>
2.1	TxD Input Pin.....	4
2.2	Mode 0 and Mode 1 pins .....	4
2.3	RxD Output pin .....	5
2.4	Bus LOAD pin .....	5
2.5	VBAT INPUT pin.....	6
2.6	CAN BUS input/output pin .....	6
<b>3.</b>	<b>Electrical Specification .....</b>	<b>7</b>
3.1	Operating Conditions .....	7
3.2	Absolute Maximum Ratings .....	7
3.3	Static Characteristics .....	8
3.4	Dynamic Characteristics .....	10
3.5	Bus loading requirements .....	11
3.6	Timing Diagrams.....	12
<b>4.</b>	<b>Application Circuitry.....</b>	<b>14</b>
<b>5.</b>	<b>Pin Description.....</b>	<b>15</b>
<b>6.</b>	<b>Mechanical Specification .....</b>	<b>16</b>
<b>7.</b>	<b>Tape and Reel Specification .....</b>	<b>17</b>
7.1	Tape Specification .....	17
7.2	Reel Specification .....	18
<b>8.</b>	<b>Assembly Information .....</b>	<b>19</b>
<b>9.</b>	<b>Disclaimer .....</b>	<b>19</b>

## 1. Functional Diagram




Figure 1- Block Diagram

## 2. Functional Description

### 2.1 TxD Input Pin

#### TxD Polarity

- TxD = logic 1 (or floating) on this pin produce an undriven or recessive bus state (low bus voltage)
- TxD = logic 0 on this pin produce either a bus normal or a bus high voltage dominant state depending on the transceiver mode state (high bus voltage)

If the TxD pin is driven to a logic low state while the sleep mode (Mode0=0 and Mode1=0) is activated, the transceiver not drive the CANH pin to the dominant state.

The transceiver provides an internal pull up current on the TxD pin which will cause the transmitter to default to the bus recessive state when TxD is not driven.

TxD input signals are standard CMOS logic levels.

#### Timeout Feature

In case of a faulty blocked dominant TxD input signal the CANH output is switched off automatically after the specified TxD timeout reaction time to prevent a dominant bus.

The transmission is continued by next TxD L to H transition without delay.

### 2.2 Mode 0 and Mode 1 pins

The transceiver provides a weak internal pull down current on each of these pins which causes the transceiver to default to sleep mode when they are not driven. The mode input signals are standard CMOS logic level.

M0	M1	Mode
L	L	Sleep mode
H	L	High speed mode
L	H	Wake up
H	H	Normal mode

#### Sleep Mode

Transceiver is in low power state, waiting for wake up via high voltage signal or by mode pins change to any state other than 0,0. In this state, the CANH pin is not in the dominant state regardless of the state of the TxD pin.

#### High Speed Mode

This mode allows high speed download with bitrates up to 100Kbit/s. The output waveshaping circuit is disabled in this mode. Bus transmitter drive circuits for those nodes which are required to communicate in high speed mode are able to drive reduced bus resistance in this mode (see Table Static Characteristics). High speed communications shall utilize the normal mode signal voltage levels as specified in Static Characteristics.

### Wake Up Mode

This bus includes a selective node awake capability, which allows normal communication to take place among some nodes while leaving the other nodes in an undisturbed sleep state. This is accomplished by controlling the signal voltages such that all nodes must wake up when they receive a higher voltage message signal waveform. The communication system communicates to the nodes information as to which nodes are to stay operational (awake) and which nodes are to put themselves into a non communicating low power "sleep" state. Communication at the lower, normal voltage levels shall not disturb the sleeping nodes.

### Normal mode

Transmission bit rate in normal communication is 33 Kbits/s. In normal transmission mode the TH8055 supports controlled waveform rise and overshoot times. Waveform trailing edge control is required to assure that high frequency components are minimized at the beginning of the downward voltage slope. The remaining fall time occurs after the bus is inactive with drivers off and is determined by the RC time constant of the total bus load.

## 2.3 RxD Output pin

### RxD polarity

- RxD = logic 1 on this pin indicates a bus recessive state (low bus voltage)
- RxD = logic 0 on this pin indicates a bus normal or high voltage bus dominant state

### RxD in Sleep Mode

RxD do not pass signals to the micro processor while in sleep mode until a valid wake up bus voltage level is received or the Mode 0,1 pins are not 0,0 respectively. When the valid wake up bus voltage signal awakens the transceiver, the RxD pin signalised an interrupt (logic 0). However, if the Mode 0 & 1 pins are at logic 0, the transceiver returns to the sleep condition when the wake up bus voltage signal is not present.

When not in sleep mode all valid bus signals will be sent out on the RxD pin.

RxD will be placed in the undriven or off state when in sleep mode.

### RxD Typical Load

Resistance: 2.7 kOhm

Capacitance: < 25 pF

## 2.4 Bus LOAD pin

*Resistor ground with internal open-on-loss-of-ground protection*

When the ECU experiences a loss of ground condition, this pin is switched to a high impedance state.

The ground connection through this pin is not interrupted in any transceiver operating mode including the sleep mode. The ground connection only is interrupted when there is a valid loss of ground condition.

This pin provides the bus load resistor with a path to ground which contributes less than 0.1 volts to the bus offset voltage when sinking the maximum current through one unit load resistor.

The transceiver's maximum bus leakage current contribution to VOL from the LOAD pin when in a loss of ground state is 50uA over all operating temperatures and  $3.5 < V_{BAT} < 18$  volts .

## 2.5 VBAT INPUT pin

### *Vehicle Battery Voltage*

The transceiver is fully operational as described in Table Static Characteristics over the range  $5 < V_{BAT} < 18$  volts as measured between the GND pin and the  $V_{BAT}$  pin.

For  $0 < V_{BAT} < 4.95$  volts, the bus is passive (not be driven dominant) and RxD is undriven (high), regardless of the state of the TxD pin (undervoltage lockout).

The transceiver operates in normal mode when  $18V > V_{Bat IC} > 27V$  at 85°C for one minute. Other active modes are possible until thermal shutdown (because of increased power dissipation), the transceiver does not disturb normal communication.

## 2.6 CAN BUS input/output pin

### **Wave Shaping in normal and wake up mode**

Wave shaping is incorporated into the transmitter to minimize EMI radiated emissions. An important contributor to emissions is the rise and fall times during output transitions at the “corners” of the voltage waveform. The resultant waveform is one half of a sin wave of frequency 50 - 65 kHz at the rising waveform edge and one quarter of this sin wave at falling or trailing edge.

### **Wave Shaping in high speed mode**

Wave shaping control of the rising and falling waveform edges are disabled during high speed mode. EMI emissions requirements are waived during this mode. The waveform rise time in this mode is less than one  $\mu$ S.

### **Short circuits**

If the CAN BUS pin is shorted to ground for any duration of time, the current is limited as specified in table “static characteristics” and an over temperature shut down circuit disables the output high side drive source transistor before the local die temperature exceeds the damage limit threshold.

### **Loss of ground**

In case of a valid loss of ground condition, the LOAD pin is switched into high impedance state. The CANH transmission is continued until the undervoltage lock out voltage threshold is detected.

### **Loss of battery**

In case of loss of battery ( $V_{BAT} = 0$  or open) the transceiver do not disturb bus communication. The maximum reverse current into power supply system doesn't exceed 1mA.

### 3. Electrical Specification

All voltages are referenced to ground (GND). Positive currents flow into the IC. The absolute maximum ratings given in the table below are limiting values that do not lead to a permanent damage of the device but exceeding any of these limits may do so. Long term exposure to limiting values may affect the reliability of the device. Reliable operation of the TH8055 is only specified within the limits shown in "Operating conditions".

#### 3.1 Operating Conditions

Parameter	Symbol	Min	Max	Unit
Battery voltage	$V_{BAT}$	5.0	18	V
Operating ambient temperature	$T_A$	-40	125	°C
Junction temperature	$T_J$	-40	150	°C

#### 3.2 Absolute Maximum Ratings

Parameter	Symbol	Condition	Min	Max	Unit
Supply voltage	$V_{BAT}$		-0.3	18	V
Short-term supply voltage	$V_{BAT.LD}$	Load dump; $t < 500ms$		40	V
		Jump start; $t < 1 min$		27	
Transient supply voltage	$V_{BAT.TR1}$	ISO 7637/1 pulse 1 <sup>[1]</sup>	-50		V
Transient supply voltage	$V_{BAT.TR2}$	ISO 7637/1 pulses 2 <sup>[1]</sup>		100	V
Transient supply voltage	$V_{BAT.TR3}$	ISO 7637/1 pulses 3A, 3B	-200	200	V
CANH voltage	$V_{CANH}$	$V_{BAT} \leq 27V$	-20	40	V
		$V_{BAT} = 0V$	-40		
Transient bus voltage	$V_{CANHTR1}$	ISO 7637/1 pulse 1 <sup>[2]</sup>	-50		V
Transient bus voltage	$V_{CANHTR2}$	ISO 7637/1 pulses 2 <sup>[2]</sup>		100	V
Transient bus voltage	$V_{CANHTR3}$	ISO 7637/1 pulses 3A, 3B <sup>[2]</sup>	-200	200	V
DC voltage on pin LOAD	$V_{LOAD}$	via RT > 2k $\Omega$	-40	40	V
DC voltage on pins TxD,MODE1,MODE0,RxD	$V_{DC}$		-0.3	7	V
ESD capability of CANH	$V_{ESDBUS}$	Human body model Eq. to discharge 100pF with 1.5k $\Omega$	-4000	4000	V
ESD capability of any other pins	$V_{ESD}$	Human body model Eq. to discharge 100pF with 1.5k $\Omega$	-2000	2000	V
Maximum latch-up free current at any Pin	$I_{LATCH}$		-500	500	mA
Maximum power dissipation	$P_{tot}$	At $T_A = 125^\circ C$		197 <sup>[3]</sup>	mW
Thermal impedance	$\Theta_{JA}$	in free air		152	K/W
Storage temperature	$T_{STG}$		-55	150	°C
Junction temperature	$T_J$		-40	150	°C

<sup>[1]</sup> ISO 7637 test pulses are applied to VBAT via a reverse polarity diode and >1 $\mu F$  blocking capacitor .

<sup>[2]</sup> ISO 7637 test pulses are applied to CANH via a coupling capacitance of 1 nF.

<sup>[3]</sup> The application board shall be realized with a ground copper foil area > 200mm<sup>2</sup> .

### 3.3 Static Characteristics

$V_{BAT} = 5.0$  to  $18V$ ,  $T_A = -40$  to  $+125^\circ C$ , unless otherwise specified  
 All voltages are referred to ground, positive currents flow into the IC.

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>PIN VBAT</b>						
Operating supply voltage	$V_{BAT}$		5	12	18	V
Undervoltage lock out	$V_{BATuv}$		4.5		4.95	V
Supply current, recessiv, all active modes	$I_{BATN}$	$V_{BAT} = 18V$ , TxD open		3.5	5	mA
Normal mode supply current, dominant	$I_{BATN}^{[3]}$	$V_{BAT} = 18V$ MODE0=MODE1=H TxD=L, $R_{load} = 270\Omega$		18.5	22	mA
High speed mode supply current, dominant	$I_{BATN}^{[3]}$	$V_{BAT} = 18V$ MODE0=L,MODE1=H TxD=L, $R_{load} = 100\Omega$		45	55	mA
Wake up mode supply current, dominant	$I_{BATW}^{[3]}$	$V_{BAT} = 18V$ MODE0=L,MODE1=H TxD=L, $R_{load} = 270\Omega$		45	55	mA
Sleep mode supply current	$I_{BATS}$	$V_{BAT} = 18V$ ; TxD, RxD, MODE0, MODE1 open;		30	60	$\mu A$
<b>PIN CANH</b>						
Bus output voltage	$V_{oh}$	$R_L > 100\Omega$ , Normal, high-speed mode $5V < V_{BAT} < 27V$	3.65		4.55	V
Fixed Wakeup Output High Voltage	$V_{ohWuFix}$	Wake-up mode, $R_L > 270\Omega$ , $11.2V < V_{BAT} < 27V$	9.8		12	V
Offset Wakeup Output High Voltage	$V_{ohWuOffset}$	Wake-up mode, $R_L > 270\Omega$ , $5.5V < V_{BAT} < 11.2V$	$V_{BAT} - 1.5$		$V_{BAT}$	V
Recessive state output voltage	$V_{ol}$	Recessive state or sleep mode, $R_{load} = 9.1 k\Omega$ , $V_{BAT}=27V$			0.20	V
Bus short circuit current	$-I_{CAN\_SHORT}$	$V_{CANH} = 0V$ , $V_{BAT} = 27V$ TxD = 0V	40		150	mA
Bus leakage current during loss of ground	$I_{LKN\_CAN}^{[1]}$	Loss of ground, $V_{CANH} = 0V$	-50		10	$\mu A$
Bus leakage current, bus positive	$I_{LKP\_CAN}$	TxD high; $V_{CANH} = 0V$ , $V_{BAT} = 27V$	-10		10	$\mu A$
Bus input threshold	$V_{ih}$	Normal, high-speed mode, $V_{BAT} = 27V$	1.8		2.2	V
Fixed Wakeup Input High Voltage Threshold	$V_{ihWuFix}^{[2]}$	Sleep mode $11.2 < V_{BAT} < 27V$	6.15		8.1	V
Offset Wakeup Input High Voltage Threshold	$V_{ihWuOffset}^{[2]}$	Sleep mode $5 < V_{BAT} < 11.2V$	$V_{BAT}-4.3$		$V_{BAT}-3.25$	V



Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>PIN LOAD</b>						
Voltage on switched ground pin	$V_{LOAD}$	$I_{LOAD} = 5mA$			0.5	V
Voltage on switched ground pin	$V_{LOAD\_LOB}$	$I_{LOAD} = 7mA, V_{BAT} = 0V$			1	V
Load resistance during loss of battery	$R_{LOAD\_LOB}$	$V_{BAT}=0, R_{LOAD}=2K, V_{CANH}=5V$	1.6		2.4	k $\Omega$
<b>PIN TXD,MODE0,MODE1</b>						
High level input voltage	$V_{ih}$	$5 < V_{BAT} < 27V$	3.4			V
Low level input voltage	$V_{il}$	$5 < V_{BAT} < 27V$			1.6	V
TxD pull up current	$-I_{il\_TXD}$	TxD = L, MODE0 & 1 = H $5 < V_{BAT} < 27V$	15		50	$\mu A$
MODE0&1 pull down current	$I_{ih\_MODE0}$	MODE0&1=H $5 < V_{BAT} < 27V$	15		50	$\mu A$
<b>PIN RXD</b>						
Low level output voltage	$V_{ol\_rxd}$	$I_{RXD} = 2mA$			0.4	V
High level output leakage	$I_{ih\_rxd}$	$V_{RXD}=5V$	-10		10	$\mu A$
RxD output current	$I_{rxd}$	$V_{RXD}=5V$			70	mA
<b>Overtemperature protection</b>						
Thermal shutdown <sup>[3]</sup>	$T_{SD}$		155		180	$^{\circ}C$
Thermal recovery <sup>[3]</sup>	$T_{REC}$		130		150	$^{\circ}C$

<sup>[1]</sup> Leakage current in case of Loss of ground is the summary of both currents  $I_{LKN\_CAN}$  and  $I_{LKN\_RTH}$ .

<sup>[2]</sup> Wake up is detected at the minimum of  $V_{ihWuFix}$  or  $V_{ihWuOffset}$ .

<sup>[3]</sup> Thresholds not tested in production, guaranteed by design

### 3.4 Dynamic Characteristics

All dynamic values of the table below refer to the timing diagrams.  
 $(5V \leq V_{BAT} \leq 27V, -40^{\circ}C \leq T_A \leq 125^{\circ}C, \text{ unless otherwise specified})$

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Transmit delay in normal & wake up mode, bus rising edge	$t_T$	bus load 15nF/270 $\Omega$ , measured from 50% TXD high level to $V_{CANH} = 3V$	3		6.3	$\mu s$
Transmit delay in wake up mode, bus rising edge	$t_T$	bus load 15nF/270 $\Omega$ , measured from 50% TXD high level to $V_{CANH}=8.9V$	3		18	$\mu s$
Transmit delay in high-speed mode, bus rising edge	$t_{THS}$	bus load 15nF/100 $\Omega$ , measured from 50% TXD high level to $V_{CANH}= 3V$ , $5 < V_{BAT} < 18V$ , $0^{\circ}C < T_A < 125^{\circ}C$	0.2		1.5	$\mu s$
Transmit delay in normal mode, bus falling edge	$t_T$	bus load 15nF/270 $\Omega$ , measured from 50% TXD high level to $V_{CANH}= 1V$	3		8.25	$\mu s$
Transmit delay in wake up mode, bus falling edge <sup>[1]</sup>	$t_T$	bus load 15nF/270 $\Omega$ , measured from 50% TXD high level to $V_{CANH}= 1V$	3		13.7	$\mu s$
Transmit delay in high-speed mode, bus falling edge	$t_{THS}$	bus load 15nF/100 $\Omega$ , measured from 50% TXD high level to $V_{CANH}= 1V$ , $5 < V_{BAT} < 18V$	0.2		3	$\mu s$
Receive delay , all active modes	$t_{DR}$	CANH to RxD, measured from $V_{CANH}=2V$ , RxD=H to L	0.3		1	$\mu s$
Receive delay , all active modes	$t_{RD}$	CANH to RxD, measured from $V_{CANH}=2V$ , RxD=L to H	0.3		1	$\mu s$
Input minimum puls length, all activ modes	$t_{rp}$	CANH to RxD, measured from $V_{CANH}=2V$ ; RxD=H to L	0.2		1	$\mu s$
Wakeup filter time delay	$t_{WUF}$	See Figure 3	10		70	$\mu s$
Receive blanking time after TxD L-H transition	$t_{rb}$	See Figure 4	0.5		6	$\mu s$
TxD timeout reaction time	$t_{tout}$	Normal and high speed mode		12		ms
TxD timeout reaction time	$t_{toutwu}$	Wake up mode		20		ms
Delay from Normal to High Speed & Wake Up Mode	$t_{dnhs}$				30	$\mu s$
Delay from High Speed & Wake Up to Normal Mode	$t_{dhsn}$				30	$\mu s$
Delay from Normal to Sleep Mode	$t_{dns}$				500	$\mu s$
Delay from Sleep to Normal & Wake Up Mode	$t_{dsn}$				50	$\mu s$


[1] The fall time can exceed the maximum value under max load conditions (32 nodes and max  $\tau$  [270Ohm/15nF]). In this case the limit is 14.5 $\mu s$ .

### 3.5 Bus loading requirements


Parameter	Symbol	Min	Typ	Max	Unit
Number of system nodes		2		32	
Network distance between any two ECU nodes	Bus length			60	m
Node Series Inductor Resistance (if required)	$R_{ind}$			2.3	Ohm
EMC Inductor voltage drop	$V_{ind}$			0.3	V
Ground Offset Voltage	$V_{goff}$			0.8	V
Device Capacitance (unit load)	$C_{ul}$	198	220	242	pF
Network Total Capacitance	$C_{tl}$	396		13700	pF
Device Resistance (unit load)	$R_{ul}$	9009	9100	9191	Ohm
Device Resistance (min load)	$R_{min}$	2000			Ohm
Network Total Resistance	$R_{tl}$	270		4596	Ohm
Network Time Constant <sup>[1]</sup>	$\tau$	1		4	$\mu$ s
Network Time Constant in high speed mode	$\tau$			1.5	$\mu$ s
High Speed Mode Network Resistance to GND	$R_{load}$	100		185	Ohm

<sup>[1]</sup> The network time constant incorporates the bus wiring capacitance. The minimum value is selected to limit radiated emission. The maximum value is selected to ensure proper communication modes. Not all combinations of R and C are possible.


**3.6 Timing Diagrams**



**Figure 2 - Input/Output Timing**




**Figure 3 - Wake Up Filter Time Delay**




**Figure 4 - Receive Blanking Time**

## 4. Application Circuitry




**Figure 5 - Application Circuitry**

### 5. Pin Description



Pin	Name	IO-Typ	Description
1	TXD	I	Transmit data from core to CAN
2	MODE0	I	Operating mode select input 0
3	MODE1	I	Operating mode select input 1
4	RXD	O	Receive data from CAN to core
5	VBAT	P	Battery input voltage
6	LOAD	O	Resistor load (loss of ground low side switch )
7	CANH	I/O	Single wire CAN bus pin
8	GND	P	Ground

### 6. Mechanical Specification





Small Outline Integrated Circuit (SOIC), SOIC 8, 150 mil

	A1	B	C	D	E	e	H	h	L	A	$\alpha$	ZD	A2
All Dimension in mm, coplanarity < 0.1 mm													
min	0.10	0.36	0.19	4.80	3.81	1.27	5.80	0.25	0.41	1.52	0°	0.53	1.37
max	0.25	0.46	0.25	4.98	3.99		6.20	0.50	1.27	1.72	8°		1.57
All Dimension in inch, coplanarity < 0.004"													
min	0.004	0.014	0.0075	0.189	0.150	0.050	0.2284	0.0099	0.016	0.060	0°	0.021	0.054
max	0.0098	0.018	0.0098	0.196	0.157		0.244	0.0198	0.050	0.068	8°		0.062



## 7. Tape and Reel Specification

### 7.1 Tape Specification




Standard Reel with diameter of 13"

Package	Parts per Reel	Width	Pitch
SOIC8	2500	12 mm	8 mm

$D_0$	$E$	$P_0$	$P_2$	$T_{max}$	$T_1_{max}$	$G_{1_{min}}$	$G_{2_{min}}$	$B_{1_{max}}$	$D_{1_{min}}$	$F$	$P_1$	$R_{min}$	$T_{2_{max}}$	$W$
1.5 +0.1	1.75 ±0.1	4.0 ±0.1	2.0 ±0.05	0.6	0.1	0.75	0.75	8.2	1.5	5.5 ±0.05	4.0 ±0.1	30	6.5	12.0 ±0.3

$A_0$ ,  $B_0$ ,  $K_0$  can be calculated with package specification.  
Cover Tape width 9.2 mm.

**7.2 Reel Specification**



$A_{max}$	$B^*$	$C$	$D^*_{min}$
330	$2.0 \pm 0.5$	$13.0 +0,5/-0,2$	20.2

Width of half reel	$N_{min}$	$W_1$	$W_2_{max}$
4 mm	100,0	4,4	7,1
8 mm	100,0	8,4	11,1

## 8. Assembly Information

This Melexis device is classified and qualified regarding soldering technology, solderability and moisture sensitivity level, as defined in this specification, according to following test methods:

- IPC/JEDEC J-STD-020  
Moisture/Reflow Sensitivity Classification For Nonhermetic Solid State Surface Mount Devices (classification reflow profiles according to table 5-2)
- EIA/JEDEC JESD22-A113  
Preconditioning of Nonhermetic Surface Mount Devices Prior to Reliability Testing (reflow profiles according to table 2)
- CECC00802  
Standard Method For The Specification of Surface Mounting Components (SMDs) of Assessed Quality
- EIA/JEDEC JESD22-B106  
Resistance to soldering temperature for through-hole mounted devices
- EN60749-15  
Resistance to soldering temperature for through-hole mounted devices
- MIL 883 Method 2003 / EIA/JEDEC JESD22-B102  
Solderability

For all soldering technologies deviating from above mentioned standard conditions (regarding peak temperature, temperature gradient, temperature profile etc) additional classification and qualification tests have to be agreed upon with Melexis.

The application of Wave Soldering for SMD's is allowed only after consulting Melexis regarding assurance of adhesive strength between device and board.

Based on Melexis commitment to environmental responsibility, European legislation (Directive on the Restriction of the Use of Certain Hazardous substances, RoHS) and customer requests, Melexis has installed a roadmap to qualify their package families for lead free processes also.

Various lead free generic qualifications are running, current results on request.

For more information on Melexis lead free statement see quality page at our website:  
<http://www.melexis.com/html/pdf/MLXleadfree-statement.pdf>

## 9. Disclaimer

Devices sold by Melexis are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. Melexis makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Melexis reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with Melexis for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by Melexis for each application.

The information furnished by Melexis is believed to be correct and accurate. However, Melexis shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of Melexis' rendering of technical or other services.

© 2002 Melexis NV. All rights reserved.

*Your notes*

---

For the latest version of this document. Go to our website at  
**[www.melexis.com](http://www.melexis.com)**

Or for additional information contact Melexis Direct:

**Europe and Japan:**  
Phone: +32 1367 0795  
E-mail: [sales\\_europe@melexis.com](mailto:sales_europe@melexis.com)

**All other locations:**  
Phone: +1 603 223 2362  
E-mail: [sales\\_usa@melexis.com](mailto:sales_usa@melexis.com)

QS9000, VDA6.1 and ISO14001 Certified