# **1.8 V/2.5 V CML 12.5 Gbps Programmable Pre-Emphasis Copper/Cable Driver with Selectable Equalizer Receiver**

Multi-Level Inputs w/ Internal Termination

# NB7VPQ16M

## Description

The NB7VPQ16M is a high performance single channel programmable Pre-Emphasis CML Driver with a selectable Equalizer Receiver that operates up to 14 Gbps typical with a 1.8 V or 2.5 V power supply. When placed in series with a Data/Clock path, the NB7VPQ16M inputs will compensate the degraded signal transmitted across a FR4 PCB backplane or cable interconnect. Therefore, the serial data rate is increased by reducing Inter-Symbol Interference (ISI) caused by losses in copper interconnect or long cables.

The Pre-Emphasis buffer is controlled using a serial bus via the Serial Data In (SDIN) and Serial Clock In (SCLKIN) control inputs and contains circuitry which provides sixteen programmable Pre-Emphasis settings to select the optimal output compensation level.

These selectable output levels will handle various backplane lengths and cable lines. The first four SDIN bits (D3:D0) will digitally select 0 dB through 12 dB typical of de–emphasis (see Table 1).

For cascaded applications, the shifted SDIN and SCLKIN signals are presented at the SDOUT and SCLKOUT pins.


The 5<sup>th</sup>-bit (LSB) of the serial data bits allows for enabling the equalization function of the receiver.

The differential Data / Clock inputs incorporate a pair of internal 50  $\Omega$  termination resistors, in a 100  $\Omega$  center–tapped configuration, via the VT pin and will accept LVPECL, CML or LVDS logic levels. This feature provides transmission line termination on–chip, at the receiver end, eliminating external components.

The NB7VPQ16M is a member of the GigaComm<sup>™</sup> Family of high performance Data/Clock products with Pre–Emphasis/Equalization (PEEQ).

## Features

- Maximum Input Data Rate > 12.5 Gbps
- Maximum Input Clock Frequency > 8 GHz
- Drives Up To 18-inches of FR4
- (16) Programmable Output De-emphasis Levels; 0 dB through 12 dB
- 200 ps Typical Propagation Delay
- Differential CML Outputs, 400 mV Peak-to-Peak, Typical (PE = 0 dB)






Figure 1. Simplified Logic Diagram

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 15 of this data sheet.

- Operating Range:  $V_{CC} = 1.71$  V to 2.625 V, GND = 0 V
- Internal Output Termination Resistors, 50  $\Omega$
- QFN-16 Package, 3 mm x 3 mm
- -40°C to +85°C Ambient Operating Temperature
- These are Pb-Free Devices





Figure 2. Detailed Block Diagram of NB7VPQ16M



 $\label{eq:VOD0dB} V_{OD0dB} - \text{Differential Output Voltage without Pre-Emphasis} \\ V_{ODPE} - \text{Differential Output Voltage with Pre-Emphasis}$ 

Figure 3. Illustration of Output Waveform Definition

		4-bi	t PE			
	MSB	MSB		LSB PE Output Compensation in dB		V <sub>ODPE</sub> Typ
Decimal	D3	D2	D1	D0	Approximate @ 1 GHz	(mV)
00	0	0	0	0	0 dB (Default)	435
01	0	0	0	1	–1.0 dB	390
02	0	0	1	0	–1.5 dB	365
03	0	0	1	1	–2.0 dB	345
04	0	1	0	0	–2.5 dB	325
05	0	1	0	1	–3.0 dB	310
06	0	1	1	0	–3.5 dB	290
07	0	1	1	1	-4.0 dB	275
08	1	0	0	0	-4.5 dB	260
09	1	0	0	1	–5.0 dB	245
10	1	0	1	0	-6.0 dB	220
11	1	0	1	1	–7.0 dB	195
12	1	1	0	0	-8.0 dB	175
13	1	1	0	1	–9.0 dB	155
14	1	1	1	0	–10.0 dB	135
15	1	1	1	1	–12.0 dB	110

# Table 1. TYPICAL PRE-EMPHASIS CONTROL TABLE, EQ = 0, 25°C, $V_{CC}$ = 1.8 V

## Table 2. EQUALIZER ENABLE FUNCTION

EQEN	Function
0	IN/IN Inputs By-pass the Equalizer section
1	Inputs flow through the Equalizer




Figure 4. Pin Configuration (Top View)

#### **Table 3. PIN DESCRIPTION**

Pin	Name	I/O	Description
1	VT		Internal 50– $\Omega$ Termination Pin for IN and $\overline{\text{IN}}$
2	IN	LVPECL, CML, LVDS Input	Non-inverted Differential Clock/Data Input. (Note 1)
3	ĪN	LVPECL, CML, LVDS Input	Inverted Differential Clock/Data Input. (Note 1)
4	GND	-	Negative Supply Voltage; (Note 2)
5	VCCD	-	Positive Supply Voltage for Serial Bus Logic and 5-Bit DAC; (Note 2)
6	SDOUT	LVCMOS Output	Serial Data Out
7	SCLKOUT	LVCMOS Output	Serial Clock Out
8	GND	-	Negative Supply Voltage; (Note 2)
9	VCC	-	Positive Supply Voltage for the analog circuitry and CML Output buffer; (Note 2)
10	Q	CML	Inverted Differential Output. (Note 1)
11	Q	CML	Non-inverted Differential Output. (Note 1)
12	VCC	-	Positive Supply Voltage for the analog circuitry and CML Output buffer; (Note 2)
13	SLOAD	LVCMOS Input	When the SLOAD pin is LOW or left open (has internal pulldown resistor), the output of the shift register will input the 4-bit DAC and set the EQEN bit. When HIGH, the input to the 4-bit DAC is locked to the state prior to when SLOAD went HIGH.
14	SCLKIN	LVCMOS Input	Serial Clock In; pin will default LOW when left open (has internal pulldown resistor)
15	SDIN	LVCMOS Input	Serial Data In; pin will default LOW when left open (has internal pulldown resistor)
16	VCC	-	Positive Supply Voltage for the analog circuitry and CML Output buffer; (Note 2)
	EP		The Exposed Pad (EP) on the QFN-16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is also electrically connected to the die, and must be electrically and thermally connected to GND on the PC board.

 In the differential configuration when the input termination pin (V<sub>T</sub>) is connected to a common termination voltage or left open, and if no input signal is applied on IN/IN input, then the device will be susceptible to self-oscillation. Q/Q outputs have internal 50 Ω source termination resistor.

2. All V<sub>CC</sub>, V<sub>CCD</sub> and GND pins must be externally connected to a power supply voltage to guarantee proper device operation.

## Table 4. ATTRIBUTES

Characteristics	Value
ESD Protection Human Body Model Machine Model	> 4 kV > 200 V
Internal Input Pulldown Resistor	75 kΩ
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 3)	Level 1
Flammability Rating Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in
Transistor Count	416
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

3. For additional information, see Application Note <u>AND8003/D</u>

#### **Table 5. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub> , V <sub>CCD</sub>	Positive Power Supply	GND = 0 V		3.0	V
V <sub>IN</sub>	Positive Input Voltage	GND = 0 V		–0.5 to V <sub>CC</sub> +0.5	V
V <sub>INPP</sub>	Differential Input Voltage  IN - ĪN			1.89	V
l <sub>out</sub>	Output Current	Continuous Surge		34 40	mA
I <sub>IN</sub>	Input Current Through $R_T$ (50 $\Omega$ Resistor)			±40	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			–65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) (Note 4) TGSD 51-6 (2S2P Multilayer Test Board) with Filled Thermal Vias	0 lfpm 500 lfpm	QFN-16 QFN-16	42 35	°C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	QFN-16	4	°C/W
T <sub>sol</sub>	Wave Solder Pb-Free			265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 6. DC CHARACTERISTICS POSITIVE CML OUTPUT  $V_{CC} = V_{CCD} = 1.71$  V to 2.625 V; GND = 0 V;  $T_A = -40^{\circ}C$  to 85°C (Note 5)

Symbol	Characteristic		Min	Тур	Max	Unit		
POWER SI	POWER SUPPLY CURRENT							
Icc	Power Supply Current, (Inputs and Outputs Open) PE = 0dB	V <sub>CC</sub> = 2.5 V V <sub>CC</sub> = 1.8 V		95 80	120 100	mA		
I <sub>CCD</sub>	Power Supply Current for Serial Bus and DAC (Inputs and Outputs Open)	PE = 0000 = 0dB PE = 1111 = Max		0 10	20	mA		

#### CML OUTPUTS PE = 0dB (Note 6, Figure 22)

V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 2.5 V V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> – 30 2470 1770	V <sub>CC</sub> – 10 2490 1790	V <sub>CC</sub> 2500 1800	mV
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> - 600 1900	V <sub>CC</sub> - 500 2000	V <sub>CC</sub> - 400 2100	mV
		V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> - 550 1250	V <sub>CC</sub> - 450 1350	V <sub>CC</sub> - 350 1450	

#### DATA/CLOCK INPUTS (IN, IN) (Note 7) (Figure 6)

V <sub>IHD</sub>	Differential Input HIGH Voltage	1100		V <sub>CC</sub>	mV
V <sub>ILD</sub>	Differential Input LOW Voltage	GND		V <sub>CC</sub> – 100	mV
V <sub>ID</sub>	Differential Input Voltage (V <sub>IHD</sub> – V <sub>ILD</sub> )	100		1200	mV
I <sub>IH</sub>	Input HIGH Current	-150	20	150	μΑ
IIL	Input LOW Current	-150	5	150	μΑ

#### CONTROL INPUTS (SDIN, SCLKIN, SLOAD)

V <sub>IH</sub>	Input HIGH Voltage for Control Pins	V <sub>CCD</sub> x 0.65		V <sub>CCD</sub>	mV
V <sub>IL</sub>	Input LOW Voltage for Control Pins	GND		V <sub>CCD</sub> x 0.35	mV
I <sub>IH</sub>	Input HIGH Current	-150	20	150	μΑ
I <sub>IL</sub>	Input LOW Current	-150	5	150	μΑ

#### CONTROL OUTPUTS (SDOUT, SCLKOUT)

V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> – 200	V <sub>CC</sub>	mV
V <sub>OL</sub>	Output LOW Voltage	GND	200	mV

#### **TERMINATION RESISTORS**

R <sub>TIN</sub>	Internal Input Termination Resistor	45	50	55	Ω
R <sub>TOUT</sub>	Internal Output Termination Resistor	45	50	55	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. 5. Input and output parameters vary 1:1 with  $V_{CC}$ . 6. CML outputs loaded with 50  $\Omega$  to  $V_{CC}$  for proper operation. 7.  $V_{IHD}$ ,  $V_{ILD}$ ,  $V_{ID}$  and  $V_{CMR}$  parameters must be complied with simultaneously.

Symbol	Characteristic	Min	Тур	Max	Unit
f <sub>DATAMAX</sub>	Maximum Input Data Rate	12.5	14		Gbps
f <sub>MAX</sub>	Maximum Input Clock Frequency (Note 9) $V_{OUTPP} \ge 200 \text{ mV}$	8			GHz
f <sub>SCLKIN</sub>	Serial Clock Input Frequency			20	MHz
VOD <sub>0dB</sub>		300 200	400 300		mV
t <sub>PE</sub>	Pre-Emphasis Width, tested at -12dB Pre-Emphasis		130		ps
V <sub>CMR</sub>	Input Common Mode Range (Differential Configuration, Note 10) (Figure 8)	1050		V <sub>CC</sub>	mV
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Differential Outputs,         IN/IN to Q/Q           1 GHz, measured at differential cross-point         SCLKIN to SCLKOUT	150	200 5	250 10	ps ns
t <sub>DC</sub>	Output Clock Duty Cycle (Reference Duty Cycle = 50%) $f_{in} \le 5.0 \text{ GHz}$	45	50	55	%
t <sub>s1</sub> t <sub>s2</sub> t <sub>s3</sub>	Setup Time @ 50 MHz (Figures 9 and 10) SDIN to SCLKIN SCLKIN to SLOAD SLOAD to IN/IN	5 5 10			ns
t <sub>h1</sub> t <sub>h2</sub> t <sub>h3</sub>	Hold Time @ 50 MHz (Figures 9 and 10) SDIN to SCLKIN SCLKIN to SLOAD	1 2			ns
t <sub>PW_SLOAD</sub>	SLOAD Minimum Pulse Width (Figure 10)	6			ns
t <sub>JITTER</sub>	$\begin{array}{l} RJ-\text{Output Random Jitter (Note 11) } f_{in} \leq 8.0 \ \text{GHz} \\ DJ-\text{Residual Output Deterministic Jitter (Note 12)} \\ (EQ=0, PE=0 \ \text{dB}) \ \text{FR4} \leq 3", f \leq 12.5 \ \text{Gbps} \\ (Figures 15 \ \text{and 16}) \ \text{FR4} = 12", f \leq 6.5 \ \text{Gbps} \end{array}$		0.1	0.8 10 10	ps rms ps pk–pk
V <sub>INPP</sub>	Input Voltage Swing (Differential Configuration) (Note 9)	100		1200	mV
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Times @ 1 GHz (20% – 80%), Q, $\overline{Q}$		35	50	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

8. Measured using a 400 mV source, 50% duty cycle clock source. All output loading with external 50  $\Omega$  to V<sub>CC</sub>. Input edge rates 40 ps. (20% - 80%); PE = 0 dB, EQEN = 0

 Input / Output voltage swing is a single-ended measurement operating in differential mode.
 V<sub>CMR</sub> min varies 1:1 with GND, V<sub>CMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>CMR</sub> range is referenced to the most positive side of the differential input signal.

11. Additive RMS jitter with 50% duty cycle Clock signal.

12. Peak-to-Peak jitter with input NRZ data at PRBS23.







Figure 5. Input Structure





## Figure 6. Differential Inputs Driven Differentially










Figure 9. SDIN/SCLKIN Setup and Hold Time




Figure 10. SLOAD Set-Up and Hold and tpwmin

#### APPLICATION INFORMATION

#### **Data Inputs**

The differential IN/ $\overline{IN}$  inputs of the NB7VPQ16M can accept LVPECL, CML, and LVDS signal levels. The limitations for a differential input signal (LVDS, LVPECL, or CML) is a minimum input swing of 100 mV (single–ended measurement). Within this condition, the input HIGH voltage, V<sub>IH</sub>, can range from V<sub>CC</sub> down to 1.1 V. Example interfaces are illustrated in Figure 17.

#### Serial Data Interface

The Serial Data Interface (SDI) logic is implemented with a 5-bit shift register scheme. The register shifts once per rising edge of the SCLKIN input. The serial data input SDIN must meet setup and hold timing as specified in the AC table. The configuration latches will capture the value of the shift register on the Low-to-High edge of the SLOAD input. The most significant bit (MSB) is loaded first. See the programming timing diagram for more information.

#### SDIN / SCLKIN

SDIN is the Serial Data input pin; SCLKIN is the Serial Clock input pin.

#### SLOAD

The SLOAD pin performs the DAC latch function. When LOW or left open, the DAC latch will pass the shift register outputs to the input of the DAC and the EQualizer ENable bit (EQEN). On the Low-to-HIGH transition of SLOAD, the input to the 4-bit DAC is locked to the state prior to when SLOAD went HIGH, and will set the EQualizer ENable bit. The DAC does not get programmed until SLOAD goes HIGH. The SLOAD pin must remain in a HIGH state to maintain the DAC Pre-Emphasis and the EQEN settings. A LOW or open state resets the DAC to 0 db Pre-Emphasis setting and disables the EQEN bit, regardless of SDIN and SCLKIN values. The SLOAD function is asynchronous.




Figure 11. Timing Diagram for Single Channel

#### **Pre-Emphasis Selection**

The Pre-Emphasis buffer is controlled using a serial bus via the SDIN (Serial Data In) and SCLKIN (Serial Clock In) control inputs and contains circuitry which provides sixteen programmable pre-emphasis levels to control the output compensation. The 4-bits (D3:D0) digitally select 0 dB through 12 dB of Pre-Emphasis compensation (see Table 1). The default state at start-up is PE = 0 dB.

#### **EQualization ENable (EQEN)**

The EQualizer ENable (EQEN) allows for enabling the Equalizer function. The control of the Equalizer function is realized by setting the 5th bit, EQEN, of the 5-bit serial data. When EQEN is set Low (or open), the  $IN/\overline{IN}$  inputs bypass the Equalizer. When EQEN is set High, the  $IN/\overline{IN}$  inputs flow through the Equalizer. The default state at start-up is EQEN = LOW.

#### $Q/\overline{Q}$ Outputs

The differential outputs of the NB7VPQ16M, Q and  $\overline{Q}$ , utilize Common Mode Logic (CML) architecture. The outputs are designed to drive differential transmission lines with nominal 50  $\Omega$  characteristic impedance. External termination with a 50  $\Omega$  resistor to V<sub>CC</sub> is recommended. See Figures 22 and 23 for output termination scheme. Alternatively, 100  $\Omega$  line-to-line termination is also acceptable.

#### **Power Supply Bypass Information**

A clean power supply will optimize the performance of the NB7VPQ16M. The device provides separate  $V_{CCD}$  and  $V_{CC}$  power supply pins for the digital circuitry and CML outputs. Placing a 0.01  $\mu$ F to 0.1  $\mu$ F bypass capacitor on each  $V_{CC}$  and  $V_{CCD}$  Pin to ground will help ensure a noise free power supply. The purpose of this design technique is to isolate the CMOS digital switching noise from the high speed input/output path.

## **CASCADE APPLICATION**

## SDOUT/SCLKOUT

SDOUT is the Serial Data output pin; SCLKOUT is the Serial Clock output pin. These pins are the outputs of the 5-bit SDI shift register and will produce the SDIN/SCLKIN signals after five serial clock cycles, see Figure 12. The purpose of SDOUT and SCLKOUT is for use in cascade applications, described below.




Figure 12. Simplified Cascaded Serial Data/Clock Timing Diagram

### **Cascaded Applications**

The NB7VPQ16M can be cascaded with multiple NB7VPQ16Ms in series for various Equalizer/Pre-Emphasis applications, as shown in Figure 13.

Serial Data In, SDINA, is clocked with SCLKINA into the cascaded chain of the Pre–Emphasis and equalizer shift registers, (DUTA, DUTB and DUTC), 5–bits per register. Upon the rising edge of the 5<sup>th</sup> clock of SCLKINA, the first valid data bit (D3) and 5<sup>th</sup> clock will exit DUTA from

SDOUTA and SCLKOUTA and will be present at SDINB and SCLKINB of DUTB and so on.

When SLOAD is brought LOW, the PE shift registers of all devices are enabled and data is written into the NB7VPQ16Ms with the contents of the PE shift registers. When the data transfer is complete, SLOAD is brought HIGH and all NB7VPQ16Ms are updated simultaneously. After the PE control bits are clocked into their appropriate registers, the Low-to-High transition of SLOAD will latch the data bits for the Pre-Emphasis DACs.




Figure 13. Simplified Cascaded Logic Diagram




Figure 14. Simplified Cascaded Serial Data/Clock Timing Diagram




Figure 15. Typical NB7VPQ16M Equalizer Application and Interconnect; Eye Diagrams with PRBS23 Pattern at 6 Gbps





Figure 16. Typical NB7VPQ16M Pre–Emphasis Application Interconnect; Eye Diagrams with PRBS23 Pattern at 6 Gbps Without and With Pre–Emphasis



Z<sub>O</sub> = 50 Ω

 $V_{T} = V_{CC} \mathbf{0}$  $Z_{O} = 50 \Omega$ 

Figure 19. Standard 50  $\Omega$  Load CML Interface

CML

Driver

δ

GND

NB7VPQ16M


**b** GND

IN

₹ 50 Ω

ĪN

<u>}</u> 50 Ω



Z<sub>O</sub> = 50 Ω

 $V_{CC}$ 


NB7VPQ16M

IN


₹ 50 Ω

ND GND Figure 20. Capacitor–Coupled Differential Interface (VT Connected to External V<sub>REFAC</sub>)


\*V\_{REFAC} bypassed to ground with a 0.01  $\mu F$  capacitor




GND












### Figure 24. Typical Termination for CML Output Driver and Device Evaluation

## **ORDERING INFORMATION**

Device	Package	Shipping
NB7VPQ16MMNG	QFN-16 (Pb-free)	123 Units / Tube

**ON Semiconductor®** 





ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative