

Maxim > Design Support > Technical Documents > Application Notes > T/E Carrier and Packetized > APP 396

Keywords: design migration, MCM, multichip module

APPLICATION NOTE 396

Design Migration from DS21Q55 to DS21Q50 or DS21Q59

Dec 10, 2002

Abstract: The DS21Q55 is a quad multichip module (MCM) device featuring independent transceivers that can be software configured for T1, E1, or J1 operation. Each is composed of a line interface unit (LIU), framer, HDLC controllers, and a TDM backplane interface, and is controlled via an 8-bit parallel port configured for Intel or Motorola bus operations. The DS21Q55 is software compatible with the DS2155 single transceiver and is pin compatible with the DS21Qx5y family of products. The DS21Q59 E1 quad transceiver contains all of the necessary functions for connection to four E1 lines. The DS21Q59 is a direct replacement for the DS21Q50 with the addition of signaling access and improved interrupt handling. Both are composed of a LIU, framer, and a TDM backplane interface, and are controlled via an 8-bit parallel port configured for Intel or Motorola bus operations or serial port operation.

Pin Similarities and Disimilarities Among DS21Q55, DS21Q50, and DS21Q59

The following table shows the pins that are available on DS21Q55, DS21Q50, and DS21Q59.

NAME	TYPE	FUNCTION	DS21Q55	DS21Q50/59
4/8/16MCK	0	4.096MHz, 8.192MHz, or 16.384 MHz Clock		Х
A0-A4	I	Address Bus Bit 0 (LSB) to Address Bus Bit 4	Χ	Χ
A5/ALE(AS)	I	Address Bus Bit 5 (MSB)/Address Latch Enable	X	
A5, A6	1	Address Bus Bit 5 to Address Bus Bit 6	Χ	
A7/ALE(AS)	1	Address Bus Bit 7 (MSB)/Address Latch Enable	Χ	
AJACKI	1	Alternate Jitter Attenuator Clock Input		X
AJACKO	0	Alternate Jitter Attenuator Clock Output		X
BPCLK1	0	Back Plane Clock, Transceiver 1	Χ	
BPCLK2	0	Back Plane Clock, Transceiver 2	Χ	
BPCLK3	0	Back Plane Clock, Transceiver 3	Χ	
BPCLK4	0	Back Plane Clock, Transceiver 4	Χ	
BTS0	1	Bus Type Select 0		X
BTS1	1	Bus Type Select		X

BTS	I	Bus Type Select (0 = Intel® / 1 = Motorola®)	X	
CS	I	Chip Select		X
CS1	I	Chip Select, Transceiver 1	Х	
CS2	1	Chip Select, Transceiver 2	Χ	
CS3	1	Chip Select, Transceiver 3	Χ	
CS4	I	Chip Select, Transceiver 4	X	
D0/AD0-	I/O	Data Bus Bit 0/Address/Data Bus Bit 0 (LSB) to Data	X	Х
D7/AD7		Bus Bit 7/Address/Data Bus Bit 7 (MSB)		
DVDD1		Digital Positive Supply	X (Note 1)	Χ
DVDD2		Digital Positive Supply	X (Note 1)	X
DVDD3		Digital Positive Supply	X (Note 1)	X
DVDD4		Digital Positive Supply	X (Note 1)	X
DVSS1		Digital Signal Ground	X (Note 2)	X
DVSS2		Digital Signal Ground	X (Note 2)	X
DVSS3		Digital Signal Ground	X (Note 2)	X
DVSS4		Digital Signal Ground	X (Note 2)	Χ
ESIBRD1		Extended System Information Bus Read, Transceiver 1	X	
ESIBRD2		Extended System Information Bus Read, Transceiver 2	Х	
ESIBRD3		Extended System Information Bus Read, Transceiver 3	X	
ESIBRD4		Extended System Information Bus Read, Transceiver 4	X	
ESIBS0_1	I/O	Extended System Information Bus 0, Transceiver 1	Χ	
ESIBS0_2	I/O	Extended System Information Bus 0, Transceiver 2	X	
ESIBS0_3	I/O	Extended System Information Bus 0, Transceiver 3	Χ	
ESIBS0_4	I/O	Extended System Information Bus 0, Transceiver 4	Χ	
ESIBS1_1	I/O	Extended System Information Bus 1, Transceiver 1	Χ	
ESIBS1_2	I/O	Extended System Information Bus 1, Transceiver 2	Χ	
ESIBS1_3	I/O	Extended System Information Bus 1, Transceiver 3	X	
ESIBS1_4	I/O	Extended System Information Bus 1, Transceiver 4	Χ	
INT	0	Interrupt	Χ	X
JTCLK	I	JTAG Clock	Х	
JTDI	1	JTAG Data Input, Transceiver 1	Χ	
JTDO	0	JTAG Data Output, Transceiver 4	Х	
JTMS	I	JTAG Test Mode Select	Χ	
JTRST	I	JTAG Reset	X	
LIUC	I	Line Interface Connect	X	
MCLK	I	Master Clock Input		X
		·		

MCLK1	I	Master Clock, Transceiver 1 and Transceiver 3	Χ	
MCLK2	I	Master Clock, Transceiver 2 and Transceiver 4	Х	
MUX	I	Mux Bus Select	Χ	
OUTA1	0	User Selectable Output A		Χ
OUTA2	0	User Selectable Output A		Χ
OUTA3	0	User Selectable Output A		X
OUTA4	0	User Selectable Output A		Χ
OUTB1	0	User Selectable Output B		Χ
OUTB2	0	User Selectable Output B		X
OUTB3	0	User Selectable Output B		Χ
OUTB4	0	User Selectable Output B		Χ
PBTS	I	Parallel Bus Type Select		Χ
RCHBLK1	0	Receive Channel Block, Transceiver #1.	X	
RCHBLK2	0	Receive Channel Block, Transceiver #2.	Χ	
RCHBLK3	0	Receive Channel Block, Transceiver #3.	X	
RCHBLK4	0	Receive Channel Block, Transceiver #4.	X	
RCHCLK1	0	Receive Channel Clock, Transceiver #1.	Χ	
RCHCLK2	0	Receive Channel Clock, Transceiver #2.	X	
RCHCLK3	0	Receive Channel Clock, Transceiver #3.	X	
RCHCLK4	0	Receive Channel Clock, Transceiver #4.	Χ	
RCLK1	0	Receive Clock Output from the Framer, Transceiver #1.	X	
RCLK2	0	Receive Clock Output from the Framer, Transceiver #2.	Χ	
RCLK3	0	Receive Clock Output from the Framer, Transceiver #3.	X	
RCLK4	0	Receive Clock Output from the Framer, Transceiver #4.	Χ	
RCLKI1	I	Receive Clock Input for the LIU, Transceiver #1.	X	
RCLKI2	I	Receive Clock Input for the LIU, Transceiver #2.	Χ	
RCLKI3	I	Receive Clock Input for the LIU, Transceiver #3.	Χ	
RCLKI4	I	Receive Clock Input for the LIU, Transceiver #4.	X	
RCLKO1	0	Receive Clock Output from the LIU, Transceiver #1.	Χ	
RCLKO2	0	Receive Clock Output from the LIU, Transceiver #2.	X	
RCLKO3	0	Receive Clock Output from the LIU, Transceiver #3.	X	
RCLKO4	0	Receive Clock Output from the LIU, Transceiver #4.	Χ	
RD*(DS*)	I	Read Input (Data Strobe)	X	Χ
REFCLK	I/O	Reference Clock		X
RFSYNC1	0	Receive Frame Sync (before the receive elastic store), Transceiver #1.	X	
RFSYNC2	0	Receive Frame Sync (before the receive elastic	X	

		store), Transceiver #2.	
RFSYNC3	0	Receive Frame Sync (before the receive elastic store), Transceiver #3.	х
RFSYNC4	0	Receive Frame Sync (before the receive elastic store), Transceiver #4.	Х
RLCLK1	0	Receive Link Clock, Transceiver #1.	X
RLCLK2	0	Receive Link Clock, Transceiver #2.	X
RLCLK3	0	Receive Link Clock, Transceiver #3.	X
RLCLK4	0	Receive Link Clock, Transceiver #4.	X
RLINK1	0	Receive Link Data, Transceiver #1.	X
RLINK2	0	Receive Link Data, Transceiver #2.	Х
RLINK3	0	Receive Link Data, Transceiver #3.	Χ
RLINK4	0	Receive Link Data, Transceiver #4.	Х
RLOS/LOTC1	0	Receive Loss of Sync / Loss Of Transmit Clock, Transceiver #1.	х
RLOS/LOTC2	0	Receive Loss of Sync / Loss Of Transmit Clock, Transceiver #2.	х
RLOS/LOTC3	0	Receive Loss of Sync / Loss Of Transmit Clock, Transceiver #3.	Х
RLOS/LOTC4	0	Receive Loss of Sync / Loss Of Transmit Clock, Transceiver #4.	х
RMSYNC1	0	Receive Multiframe Sync, Transceiver #1.	X
RMSYNC2	0	Receive Multiframe Sync, Transceiver #2.	X
RMSYNC3	0	Receive Multiframe Sync, Transceiver #3.	X
RMSYNC4	0	Receive Multiframe Sync, Transceiver #4.	X
RNEGI1	I	Receive Negative Data for the Framer, Transceiver #1.	Х
RNEGI2	I	Receive Negative Data for the Framer, Transceiver #2.	Х
RNEGI3	I	Receive Negative Data for the Framer, Transceiver #3.	х
RNEGI4	I	Receive Negative Data for the Framer, Transceiver #4.	Х
RNEGO1	0	Receive Negative Data from the LIU, Transceiver #1.	Х
RNEGO2	0	Receive Negative Data from the LIU, Transceiver #2.	х
RNEGO3	0	Receive Negative Data from the LIU, Transceiver #3.	Х
RNEGO4	0	Receive Negative Data from the LIU, Transceiver #4.	Х
RPOSI1	I	Recekve Positive Data for the Framer, Transceiver #1.	Х

		Recekve Positive Data for the Framer, Transceiver		
RPOSI2	I	#2.	X	
RPOSI3	l	Recekve Positive Data for the Framer, Transceiver #3.	X	
RPOSI4	I	Recekve Positive Data for the Framer, Transceiver #4.	Χ	
RPOSO1	0	Receive Positive Data from the LIU, Transceiver #1.	Χ	
RPOSO2	0	Receive Positive Data from the LIU, Transceiver #2.	Χ	
RPOSO3	0	Receive Positive Data from the LIU, Transceiver #3.	X	
RPOSO4	0	Receive Positive Data from the LIU, Transceiver #4.	Χ	
RRING1	I	Receive Analog Ring Input, Transceiver #1.	X	X
RRING2	I	Receive Analog Ring Input, Transceiver #2.	Χ	X
RRING3	I	Receive Analog Ring Input, Transceiver #3.	Χ	X
RRING4	I	Receive Analog Ring Input, Transceiver #4.	Χ	X
RSER1	0	Receive Serial Data, Transceiver #1.	Χ	X
RSER2	0	Receive Serial Data, Transceiver #2.	Χ	X
RSER3	0	Receive Serial Data, Transceiver #3.	Χ	X
RSER4	0	Receive Serial Data, Transceiver #4.	Χ	X
RSIG1	0	Receive Signaling Output, Transceiver #1.	Χ	
RSIG2	0	Receive Signaling Output, Transceiver #2.	X	
RSIG3	0	Receive Signaling Output, Transceiver #3.	Χ	
RSIG4	0	Receive Signaling Output, Transceiver #4.	X	
RSIGF1	0	Receive Signaling Freeze Output, Transceiver #1.	Χ	
RSIGF2	0	Receive Signaling Freeze Output, Transceiver #2.	X	
RSIGF3	0	Receive Signaling Freeze Output, Transceiver #3.	Χ	
RSIGF4	0	Receive Signaling Freeze Output, Transceiver #4.	X	
RSYNC1	I/O	Receive Sync, Transceiver #1.	Χ	X
RSYNC2	I/O	Receive Sync, Transceiver #2.	X	X
RSYNC3	I/O	Receive Sync, Transceiver #3.	Χ	X
RSYNC4	I/O	Receive Sync, Transceiver #4.	X	X
RSYSCLK1	1	Receive System Clock, Transceiver #1.	Χ	
RSYSCLK2	1	Receive System Clock, Transceiver #2.	Χ	
RSYSCLK3	1	Receive System Clock, Transceiver #3.	Χ	
RSYSCLK4	1	Receive System Clock, Transceiver #4.	X	
RTIP1	1	Receive Analog Tip Input, Transceiver #1.	Χ	X
RTIP2	1	Receive Analog Tip Input, Transceiver #2.	Χ	X
RTIP3	I	Receive Analog Tip Input, Transceiver #3.	Χ	X
RTIP4	I	Receive Analog Tip Input, Transceiver #4.	Χ	X
RVDD1		Receive Analog Positive Supply.	Χ	Χ
RVDD2		Receive Analog Positive Supply.	Χ	Х
RVDD3		Receive Analog Positive Supply.	Χ	Χ

RVDD4		Receive Analog Positive Supply.	Х	Х
RVSS1		Receive Analog Signal Ground	X (Note 3)	X
RVSS2		Receive Analog Signal Ground	X (Note 3)	X
RVSS3		Receive Analog Signal Ground	X (Note 3)	X
RVSS4		Receive Analog Signal Ground	X (Note 3)	Χ
SYSCLK1	I	Transmit/Receive System Clock		Χ
SYSCLK2	I	Transmit/Receive System Clock		Χ
SYSCLK3	I	Transmit/Receive System Clock		Χ
SYSCLK4	I	Transmit/Receive System Clock		Χ
TCHBLK1	0	Transmit Channel Block, Transceiver #1.	Χ	
TCHBLK2	0	Transmit Channel Block, Transceiver #2.	Χ	
TCHBLK3	0	Transmit Channel Block, Transceiver #3.	Χ	
TCHBLK4	0	Transmit Channel Block, Transceiver #4.	Χ	
TCHCLK1	0	Transmit Channel Clock, Transceiver #1.	Χ	
TCHCLK2	0	Transmit Channel Clock, Transceiver #2.	Χ	
TCHCLK3	0	Transmit Channel Clock, Transceiver #3.	Χ	
TCHCLK4	0	Transmit Channel Clock, Transceiver #4.	Χ	
TCLK1	1	Transmit Clock, Transceiver #1.	X	X
TCLK2	1	Transmit Clock, Transceiver #2.	Χ	Χ
TCLK3	I	Transmit Clock, Transceiver #3.	Χ	Χ
TCLK4	I	Transmit Clock, Transceiver #4.	Χ	Χ
TCLKI1	I	Transmit Clock Input for the LIU, Transceiver #1.	Χ	
TCLKI2	I	Transmit Clock Input for the LIU, Transceiver #2.	Χ	
TCLKI3	I	Transmit Clock Input for the LIU, Transceiver #3.	Χ	
TCLKI4	I	Transmit Clock Input for the LIU, Transceiver #4.	Χ	
TCLKO1	0	Transmit Clock Output from the Framer, Transceiver #1.	X	
TCLKO2	0	Transmit Clock Output from the Framer, Transceiver #2.	Х	
TCLKO3	0	Transmit Clock Output from the Framer, Transceiver #3.		
TCLKO4	0	Transmit Clock Output from the Framer, Transceiver #4.	Х	
TLCLK1	0	Transmit Link Clock, Transceiver #1.	Χ	
TLCLK2	0	Transmit Link Clock, Transceiver #2.	Х	
TLCLK3	0	Transmit Link Clock, Transceiver #3.	Χ	
TLCLK4	0	Transmit Link Clock, Transceiver #4.	Χ	
TLINK1	I	Transmit Link Data, Transceiver #1.	Χ	
TLINK2	I	Transmit Link Data, Transceiver #2.	Χ	
TLINK3	I	Transmit Link Data, Transceiver #3.	Χ	

TLINK4	1	Transmit Link Data, Transceiver #4.	Χ	
TNEGI1	I	Transmit Negative Data Input for the LIU, Transceiver #1.	X	
TNEGI2	I	Transmit Negative Data Input for the LIU, Transceiver #2.	X	
TNEGI3	l	Transmit Negative Data Input for the LIU, Transceiver #3.	Х	
TNEGI4	I	Transmit Negative Data Input for the LIU, Transceiver #4.	X	
TNEGO1	0	Transmit Negative Data Output from Framer, Transceiver #1.	X	
TNEGO2	0	Transmit Negative Data Output from Framer, Transceiver #2.	X	
TNEGO3	0	Transmit Negative Data Output from Framer, Transceiver #3.	X	
TNEGO4	0	Transmit Negative Data Output from Framer, Transceiver #4.	Х	
TPOSI1	I	Transmit Positive Data Input for the LIU, Transceiver #1.	X	
TPOSI2	I	Transmit Positive Data Input for the LIU, Transceiver #2.	Χ	
TPOSI3	I	Transmit Positive Data Input for the LIU, Transceiver #3.	X	
TPOSI4	I	Transmit Positive Data Input for the LIU, Transceiver #4.	X	
TPOSO1	0	Transmit Positive Data Output from Framer, Transceiver #1.	X	
TPOSO2	0	Transmit Positive Data Output from Framer, Transceiver #2.	Χ	
TPOSO3	0	Transmit Positive Data Output from Framer, Transceiver #3.	X	
TPOSO4	0	Transmit Positive Data Output from Framer, Transceiver #4.	X	
TRING1	0	Transmit Analog Ring Output, Transceiver #1.	Χ	X
TRING2	0	Transmit Analog Ring Output, Transceiver #2.	Χ	X
TRING3	0	Transmit Analog Ring Output, Transceiver #3.	Χ	X
TRING4	0	Transmit Analog Ring Output, Transceiver #4.	Χ	X
TS0		Transceiver Select 0		X
TS1	I	Transceiver Select 1		X
TSER1	I	Transmit Serial Data, Transceiver #1.	Χ	X
TSER2	I	Transmit Serial Data, Transceiver #2.	Χ	X
TSER3	I	Transmit Serial Data, Transceiver #3.	X	X
TSER4	I	Transmit Serial Data, Transceiver #4.	X	X
TSIG1	I	Transmit Signaling Input, Transceiver #1.	Χ	

TSIG2	I	Transmit Signaling Input, Transceiver #2.	Χ	
TSIG3	I	Transmit Signaling Input, Transceiver #3.	X	
TSIG4	I	Transmit Signaling Input, Transceiver #4.	Χ	
TSSYNC1	I	Transmit System Sync, Transceiver #1.	X	
TSSYNC2	I	Transmit System Sync, Transceiver #2.	Χ	
TSSYNC3	I	Transmit System Sync, Transceiver #3.	X	
TSSYNC4	I	Transmit System Sync, Transceiver #4.	Χ	
TSTRST	I	Test/Reset	X	
TSYNC1	I/O	Transmit Sync, Transceiver #1.	Χ	X
TSYNC2	I/O	Transmit Sync, Transceiver #2.	X	X
TSYNC3	I/O	Transmit Sync, Transceiver #3.	Χ	X
TSYNC4	I/O	Transmit Sync, Transceiver #4.	Χ	X
TSYSCLK1	I	Transmit System Clock, Transceiver #1.	Χ	
TSYSCLK2	I	Transmit System Clock, Transceiver #2.	Χ	
TSYSCLK3	I	Transmit System Clock, Transceiver #3.	Χ	
TSYSCLK4	1	Transmit System Clock, Transceiver #4.	Χ	
TTIP1	0	Transmit Analog Tip Output, Transceiver #1.	Χ	X
TTIP2	0	Transmit Analog Tip Output, Transceiver #2.	Χ	X
TTIP3	0	Transmit Analog Tip Output, Transceiver #3.	Χ	X
TTIP4	0	Transmit Analog Tip Output, Transceiver #4.	Χ	X
TVDD1		Transmit Analog Positive Supply.	Χ	Χ
TVDD2		Transmit Analog Positive Supply.	X	X
TVDD3		Transmit Analog Positive Supply.	Χ	X
TVDD4		Transmit Analog Positive Supply.	X	X
TVSS1		Transmit Analog Signal Ground.	X	X
TVSS2		Transmit Analog Signal Ground.	Χ	X
TVSS3		Transmit Analog Signal Ground.	X	X
TVSS4		Transmit Analog Signal Ground.	Χ	X
WR* (R/W*)	I	Write Input (Read/Write)	X	X

Note 1: These are actually four $\ensuremath{V_{DD}}$ power supply pins for each DS21Q55 supply line.

Note 2: These are actually three ground supply pins for each DS21Q55 supply line.

Functional disimilarities among DS21Q55, DS21Q50 and DS21Q59.

DS21Q55 can do all the functional operations that DS21Q50 and DS21Q59 can do. Below are the functions that DS2155 can perform but DS21Q50 or DS21Q59 can not perform.

1. E1, T1 and J1 operation. Both the devices DS21Q50 and DS21Q59 are for E1 only.

Note 3: These are actually two Analog Ground Supply pins for each supply line on the receive side for the DS21Q55 device.

- JATG Capabilities: Each device (DS2155) has its own JTAG state machine and therefore is treated as 4 separate devices when testing. Each DS2155 IEEE 1149.1 design supports the standard instruction codes SAMPLE/PRELOAD, BYPASS, and EXTEST. Optional public instructions included are HIGH-Z, CLAMP, and IDCODE.
- 3. HDLC controller. The HDLC controllers transmit and receive data via the framer block. The HDLC controllers can be assigned to any time slot, group of time slots, portion of a time slot or Sa bits (E1).
- 4. Extended System Information Bus (ESIB) function allows up to eight transceivers, 2 DS21Q55s, to be accessed via a single read for interrupt status or other user selectable alarm status information.
- 5. Both the DS21Q50 and DS21Q59 do not have Transmission Elastic Store.
- 6. Both the DS21Q50 and DS21Q59 do not have Per Channel Idle Code.
- 7. Both the DS21Q50 and DS21Q59 do not have Hardware signalling. The DS21Q50 does not have SW signalling feature either, but DS21Q59 does.

Disimilarities between DS21Q50 and DS21Q59

Register Disimilarities

Most of the registers are the same between the DS21Q50 and DS21Q59. Since the DS21Q59 support CAS/CCS signalling, so it has some extra registers that are not available on DS21Q50.

ADDRESS	R/W	REGISTER NAME	DS21Q50	DS21Q59
1F	R/W	Test 2	Х	
1F	R/W	Common Control 7		Χ
2F	R/W	Test 1	Χ	
2F	R/W	Common Control 6		Χ
30	R/W	Signaling Access Register 1		Χ
31	R/W	Signaling Access Register 2		Χ
32	R/W	Signaling Access Register 3		Χ
33	R/W	Signaling Access Register 4		Χ
34	R/W	Signaling Access Register 5		Χ
35	R/W	Signaling Access Register 6		Χ
36	R/W	Signaling Access Register 7		Χ
37	R/W	Signaling Access Register 8		Χ
38	R/W	Signaling Access Register 9		Χ
39	R/W	Signaling Access Register 10		Χ
3A	R/W	Signaling Access Register 11		X

3B	R/W	Signaling Access Register 12	X
3C	R/W	Signaling Access Register 13	X
3D	R/W	Signaling Access Register 14	X
3E	R/W	Signaling Access Register 15	X
3F	R/W	Signaling Access Register 16	X

Signaling Operation of DS21Q59

These Signaling Access Registers are not available on DS21Q50. Registers SA1 and SA16 are used to access the transmit and receive signaling function. Normally, reading these registers accesses the receive signaling data and writing these registers sources signaling data for the transmitter. The user can read what was written to the transmit signaling buffer by setting CCR6.5 = 1, then reading SA1 - SA16. In most applications however, CCR6.5 should be set = 0.

Receive Signaling

Signaling data is sampled from time slot 16 in the receive data stream and copied into the receive signaling buffers. The host can access the signaling data by reading SA1 through SA16. The signaling information in these registers is always updated on multiframe boundaries. The SR2.7 bit in Status Register 2 can be used to alert the host that new signaling data is present in the receive signaling buffers. The host has 2ms to read the signaling buffers before they are updated.

Transmit Signaling

Insertion of signaling data from the transmit signaling buffers is enabled by setting CCR6.3 = 1. Signaling data is loaded into the transmit-signaling buffers by writing the signaling data to SA1 - SA16. On multiframe boundaries, the contents of the transmit signaling buffer is loaded into a shift register for placement in the appropriate bit position in the outgoing data stream. The user can utilize the transmit multiframe interrupt in status register 2 (SR2.5) to know when to update the signaling bits. The host has 2ms to update the signaling data. The user only needs to update the signaling data that has changed since the last update.

CAS Operation

For CAS mode, the user must provide the CAS alignment pattern (4 zeros in the upper nibble of TS16). Typically this is done by setting the upper 4 bits of SA1 = 0. The lower four bits are alarm bits. The user only needs to update the appropriate channel associated signaling data in SA2 - SA16 on multiframe boundaries.

Disimilarities on Control, ID, and Test Registers

For the DS21Q50, the operation of the DS21Q50 is configured via a set of seven control registers. The DS21Q50 has only five Common Control Registers (CCR1 to CCR5).


The device Identification Register (IDR) is at address 0Fh. The MSB of this read-only register is fixed to a one indicating that an E1 Quad Transceiver is present. The next 3 MSBs are reserved for future use. The lower 4 bits of the device ID register are used to identify the revision of the device. This register exists in Transceiver #1 only. (TS0, TS1 = 0)

The Test registers at addresses 1E, 1F, and 2F hex are used by the factory in testing the DS21Q50. On power-up, the Test registers should be set to 00h in order for the DS21Q50 to operate properly.

Register Name: IDR

Register Description: Device Identification Register

Register Address: **0F Hex**



SYMBOL	BIT	NAME AND DESCRIPTION
1	7	Bit 7.
0	6	Bit 6.
0	5	Bit 5.
0	4	Bit 4.
ID3	3	Chip Revision Bit 3. MSB of a decimal code that represents the chip revision.
ID2	1	Chip Revision Bit 2.
ID1	2	Chip Revision Bit 1.
ID0	0	Chip Revision Bit 0. LSB of a decimal code that represents the chip revision.

For the DS21Q59, the operation of the DS21Q59 is configured via a set of nine control registers. There are seven Common Control Registers (CCR1 to CCR7).

There is a device identification register (IDR) at address 0Fh. The 4 MSBs of this read-only register are fixed to 1 0 0 1, indicating that a DS21Q59 E1 quad transceiver is present. The lower 4 bits of the device ID register are used to identify the revision of the device. This register exists in Transceiver #1 only. (TS0, TS1 = 0)

The test register at addresses 1E, is used by the factory in testing the DS21Q59. On power-up, the test register should be set to 00h in order for the DS21Q59 to operate properly.

Register Name: IDR

Register Description: Device Identification Register

Register Address: **0F Hex**


Bit#	7	6	5	4	3	2	1	0
SYM	1	0	0	1	ID3	ID2	ID1	ID0

SYMBOL	BIT	NAME AND DESCRIPTION
1	7	Bit 7.
0	6	Bit 6.
0	5	Bit 5.
1	4	Bit 4.
ID3	3	Chip Revision Bit 3. MSB of a decimal code that represents the chip revision.
ID2	1	Chip Revision Bit 2.
ID1	2	Chip Revision Bit 1.

Disimilarities on Interrupt Handling

The DS21Q59 is a direct replacement for the DS21Q50 with the addition of improved interrupt handling. IN DS21Q59, some event-based interrupts will occur continuously as long as the event is occurring (RSLIP, SEC, TMF, RMF, TAF, RAF, RCMF). Other event-based interrupts force the INT pin low only once when the event is first detected (LOTC, PRSBD, RDMA, RSA1, RSA0), i.e., the PRBSD interrupt will fire once when the receiver detects the PRBS pattern. IF the receiver continues to receive the PRBS pattern, no more interrupts will fire. If the receiver then detects that PRBS is no longer being sent, the receiver will reset and when it receives the PRBS pattern again, another interrupt will fire.

DS21Q59 can quickly determine which of status registers in the 4 ports are causing an interrupt by reading one of the unused addresses such as 0Ch, 0Dh or 0Eh in any port.



SYMBOL	BIT	NAME AND DESCRIPTION
SR2P4	7	Status Register 2 Port 4. A one in this bit position indicates that Status Register 2 in port 4 is asserting an interrupt.
SR1P4	6	Status Register 1 Port 4. A one in this bit position indicates that Status Register 1 in port 4 is asserting an interrupt.
SR2P3	5	Status Register 2 Port 3. A one in this bit position indicates that Status Register 2 in port 3 is asserting an interrupt.
SR1P3	4	Status Register 1 Port 3. A one in this bit position indicates that Status Register 1 in port 3 is asserting an interrupt.
SR2P2	3	Status Register 2 Port 2. A one in this bit position indicates that Status Register 2 in port 2 is asserting an interrupt.
SR1P2	2	Status Register 1 Port 2. A one in this bit position indicates that Status Register 1 in port 2 is asserting an interrupt.
SR2P1	1	Status Register 2 Port 1. A one in this bit position indicates that Status Register 2 in port 1 is asserting an interrupt.
SR1P1	0	Status Register 1 Port 1. A one in this bit position indicates that Status Register 1 in port 1 is asserting an interrupt.

If you have any questions on migration, then please contact the Maxim Telecommunication Applications support.

Intel is a registered trademark and registered service mark of Intel Corporation.

Motorola is a registered trademark and registered service mark of Motorola Trademark Holdings, LLC.

Related Parts	
DS21Q50	Quad E1 Transceiver
DS21Q55	Quad T1/E1/J1 Transceiver
DS21Q59	E1 Quad Transceiver

More Information

For Technical Support: http://www.maximintegrated.com/support

For Samples: http://www.maximintegrated.com/samples

Other Questions and Comments: http://www.maximintegrated.com/contact

Application Note 396: http://www.maximintegrated.com/an396

APPLICATION NOTE 396, AN396, AN 396, APP396, Appnote396, Appnote 396

© 2012 Maxim Integrated Products, Inc.

Additional Legal Notices: http://www.maximintegrated.com/legal