Power MOSFET

Complementary, 20 V, +3.5/–2.7 A, TSOP–6 Dual

Features

- Complementary N-Channel and P-Channel MOSFET
- Small Size (3 x 3 mm) Dual TSOP-6 Package
- Leading Edge Trench Technology for Low On Resistance
- Reduced Gate Charge to Improve Switching Response
- Independently Connected Devices to Provide Design Flexibility
- This is a Pb–Free Device

Applications

- DC–DC Conversion Circuits
- Load/Power Switching with Level Shift

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

ľ					
P	arameter	Symbol	Value	Unit	
Drain-to-Source V	/oltage	V _{DSS}	20	V	
Gate-to-Source V	oltage (N-C	Ch & P-Ch)	V _{GS}	±8	V
N-Channel Continuous Drain	ontinuous Drain State T _A		Ι _D	3.2 2.3	A
Current (Note 1)	t ≤ 5 s	$T_A = 25^{\circ}C$		3.5	
P-Channel Steady Continuous Drain State		$\begin{array}{l} T_A=25^\circ C\\ T_A=85^\circ C \end{array}$	Ι _D	2.4 1.7	A
Current (Note 1)	t ≤ 5 s	$T_A = 25^{\circ}C$		2.7	
Power Dissipation	Steady State	T _A = 25°C	PD	0.9	W
(Note 1)	t≤5 s			1.1	
Pulsed Drain	··· -··				А
Current	P-Ch			8.0	
Operating Junction	and Storage T	T _J , T _{STG}	–55 to 150	°C	
Source Current (Bo	ody Diode)	۱ _S	0.8	А	
Lead Temperature (1/8" from case for		ΤL	260	°C	

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 1)	R_{\thetaJA}	140	°C/W
Junction-to-Ambient – t \leq 5 s (Note 1)	R_{\thetaJA}	110	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	ID MAX (Note 1)
N-Ch	60 mΩ @ 4.5 V	3.5 A
20 V	90 mΩ @ 2.5 V	3.5 A
P-Ch	110 mΩ @ 4.5 V	-2.7 A
–20 V	145 mΩ @ 2.5 V	-2.7 A








CC = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTION



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = $25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•		•					
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	Ν		I _D = 250 μA	20			V
		Р	V _{GS} = 0 V	I _D = -250 μA	-20			
Drain-to-Source Breakdown Voltage	V _{(BR)DSS} /T _J	Ν				1.1		mV/°C
Temperature Coefficient		Р				1.1		
Zero Gate Voltage Drain Current	I _{DSS}	Ν	V _{GS} = 0 V, V _{DS} = 16 V	T 05 00			1.0	μA
		Р	V_{GS} = 0 V, V_{DS} = -16 V	T _J = 25 °C			-1.0	
		Ν	V _{GS} = 0 V, V _{DS} = 16 V	T 05.00			10	
		Р	V_{GS} = 0 V, V_{DS} = -16 V	T _J = 85 °C			-10	
Gate-to-Source Leakage Current	I _{GSS}	Ν	$V_{DS} = 0 V, V_{GS} = \pm 8 V$ $V_{DS} = 0 V, V_{GS} = \pm 8 V$				±100	nA
		Р					±100	
ON CHARACTERISTICS (Note 2)								
Gate Threshold Voltage	V _{GS(TH)}	Ν		I _D = 250 μA	0.4		1.0	V
		Р	$V_{GS} = V_{DS}$	I _D = -250 μA	-0.4		-1.0	
Drain-to-Source On Resistance	R _{DS(on)}	Ν	V_{GS} = 4.5 V , I _D = 3.5 A			41	60	
		P $V_{GS} = -4.5 \text{ V}$, I_D		= –2.7 A		83	110	
	N		V_{GS} = 2.5 V , I_D = 2.9 A			51	90	
		Р	V_{GS} = -2.5 V , I _D =	= –2.4 A		104	145	mΩ
		Ν	V _{GS} = 1.8 V , I _D =	= 2.2 A		67	150	

		Ν	$V_{GS} = 1.8 \text{ V}$, $I_D = 2.2 \text{ A}$		67	150
		Р	V_{GS} = $-1.8~V$, I_D = $-1.9~A$		143	220
Forward Transconductance	9FS	Ν	V_{DS} = 10 V , I_D = 3.5 A		4.7	
		Р	V_{DS} = -10 V , I_D = -2.7 A		5.1	
CHARGES AND CAPACITANCES						
Input Capacitance	C _{ISS}				387	
Output Capacitance	C _{OSS}	Ν	V _{DS} = 10 V		73	
						-

Output Capacitance	C _{OSS}	Ν		V _{DS} = 10 V	73				
Reverse Transfer Capacitance	C _{RSS}	1			43				
Input Capacitance	C _{ISS}	Р	f = 1 MHz, V _{GS} = 0 V		509		pF		
Output Capacitance	C _{OSS}		P V _{DS} =	$V_{DS} = -10 V$	76				
Reverse Transfer Capacitance	C _{RSS}	1			40				
Total Gate Charge	Q _{G(TOT)}	- N	V_{GS} = 4.5 V, V_{DS} = 10 V, I_{D} = 2.0 A R_{G} = 6 Ω		V _{GS} = 4.5 V, V _{DS} = 10 V, I _D = 2.0 A		4.6	5.5	
Threshold Gate Charge	Q _{G(TH)}						0.3		
Gate-to-Source Gate Charge	Q _{GS}				0.7				
Gate-to-Drain "Miller" Charge	Q _{GD}				1.2				
Total Gate Charge	Q _{G(TOT)}		V_{GS} = -4.5 V, V_{DS} = -10 V, I_{D} = -1.0 A R_{G} = 6 Ω		5.2	5.5	nC		
Threshold Gate Charge	Q _{G(TH)}	Р			0.4				
Gate-to-Source Gate Charge	Q _{GS}	1			1.0		1		
Gate-to-Drain "Miller" Charge	Q _{GD}	1		1.2		1			

S

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions		Min	Тур	Max	Unit
SWITCHING CHARACTERISTIC	S (Note 3)							
Turn-On Delay Time	t _{d(ON)}	N V _{GS} = 4.5 V, V _{DD} = 10 V,			6.5		ns	
Rise Time	t _r				3.8			
Turn-Off Delay Time	t _{d(OFF)}		$I_{\rm D} = 1.0 \text{ A}, \text{ R}_{\rm G} = 6.0 \Omega$			16.4		
Fall Time	t _f					2.4		
Turn-On Delay Time	t _{d(ON)}		V_{GS} = -4.5 V, V_{DD} = -10 V, I _D = -1.0 A, R _G = 6.0 Ω			7.0		
Rise Time	t _r	Р				5.3		
Turn-Off Delay Time	t _{d(OFF)}	F				33.3		
Fall Time	t _f					29.5		
DRAIN-SOURCE DIODE CHARA	ACTERISTICS							
Forward Diode Voltage	V _{SD}	Ν	$V_{CS} = 0 V_{cT} = 25 ^{\circ}C$		0.7	1.2	V	
		Р		I _S = -0.8 A		-0.7	-1.2	
Reverse Recovery Time	t _{RR}					7.7		ns
Charge Time	t _a	N		100 1/40		4.5		
Discharge Time	t _b	IN	V_{GS} = 0 V, dI _S / dt = 100 A/µs			3.2		
Reverse Recovery Charge	Q _{RR}					1.9		nC
Reverse Recovery Time	t _{RR}					11.4		ns
Charge Time	t _a	Р)/ 0)/di/-#	100 1/40		7.5		
Discharge Time	t _b	1 ^P	V_{GS} = 0 V, dI _S / dt = 100 A/µs			3.9		
Reverse Recovery Charge	Q _{RR}					4.7		nC


2. Pulse Test: pulse width \leq 300 $\mu s,$ duty cycle \leq 2%.

3. Switching characteristics are independent of operating junction temperatures.

ORDERING INFORMATION

Device	Package	Shipping [†]
NTGD3149CT1G	TSOP6 (Pb–Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



TYPICAL CHARACTERISTICS (N-CHANNEL)


600 V_{GS}, GATE-TO-SOURCE VOLTAGE (V) 4.5 QT V_{GS} = 0 V 550 4.0 $T_J = 25^{\circ}C$ 500 3.5 C, CAPACITANCE (pF) 450 Ciss 400 3.0 350 2.5 300 2.0 250 ∙Q1→|∢∓ Q2 200 1.5 150 1.0 I_D = 3.5 A 100 Coss $T_J = 25^{\circ}C$ 0.5 50 Crss 0 0 3.0 0 2.0 4.0 6.0 8.0 10 12 14 16 18 20 0 1.0 2.0 4.0 5.0 V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V) Q_G, TOTAL GATE CHARGE (nC) Figure 7. Nch Capacitance Variation Figure 8. Nch Gate-to-Source Voltage vs. **Total Charge** 100 3.5 $V_{DD} = 10 V$ $V_{GS} = 0 V$ 3.0 T_J = 25°C I_D = 3.5 A SOURCE CURRENT (A) V_{GS} = 4.5 V t_{d(off)} 2.5 t, TIME (ns) 2.0 10 t_{d(on)} 1.5 t 1.0 <u>ڻ</u> 0.5 1.0 0 1.0 10 100 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 0 R_G , GATE RESISTANCE (Ω) V_{SD}, SOURCE-TO-DRAIN VOLTAGE (V) Figure 9. Nch Resistive Switching Time Figure 10. Nch Diode Forward Voltage vs. Variation vs. Gate Resistance Current

TYPICAL CHARACTERISTICS (N-CHANNEL)

6.0 -2.0 V -4.5 6.0 T_J = 25°C $V_{DS} \ge -10 \ V$ -3.0 V 5.0 –1.8 V -ID, DRAIN CURRENT (A) -ID, DRAIN CURRENT (A) 5.0 4.0 4.0 –1.6 V 3.0 3.0 $T_J = -55^{\circ}C$ 2.0 2.0 -1.4 V $T_J = 25^{\circ}C$ 1.2 V 1.0 1.0 V_{GS} = -1.0 V T_J = 125°C 0 0 2.5 3.0 0 0.5 1.0 1.5 2.0 0 0.5 1.0 1.5 2.0 2.5 -V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V) -V_{GS}, GATE-TO-SOURCE VOLTAGE (V) Figure 11. Pch On-Region Characteristics Figure 12. Pch Transfer Characteristics $R_{DS(on)}$, DRAIN-TO-SOURCE RESISTANCE (Ω) $R_{DS(on)}$, DRAIN-TO-SOURCE RESISTANCE (Ω) 0.14 0.38 I_D = -2.7 A 0.12 $T_J = 25^{\circ}C$ 0.34 T = 25°C V_{GS} = -2.5 V 0.30 0.10 0.26 $V_{GS} = -4.5 V$ 0.08 0.22 0.06 0.18 0.14 0.04 0.10 0.02 0.06 0.02 0 1.0 2.0 3.0 4.0 5.0 6.0 1.0 2.0 3.0 4.0 5.0 6.0 -V_{GS}, GATE-TO-SOURCE VOLTAGE (V) -ID, DRAIN CURRENT (A) Figure 13. Pch On-Resistance vs. Gate Figure 14. Pch On-Resistance vs. Drain **Current and Gate Voltage** Voltage 1.5 10,000 $V_{GS} = 0 V$ I_D = -2.7 A R_{DS(on)}, DRAIN-TO-SOURCE RESISTANCE (NORMALIZED) 1.4 T_{.1} = 150°C V_{GS} = -4.5 V 1.3 DSS, LEAKAGE (nA) 1000 1.2 $T_J = 125^{\circ}C$ 1.1 1.0 100 0.9 0.8 0.7 10 -50 -25 25 50 75 100 125 150 2.0 4.0 6.0 0 8.0 10 12 14 16 18 T,J, JUNCTION TEMPERATURE (°C) -V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V) Figure 15. Pch On-Resistance Variation with Figure 16. Pch Drain-to-Source Leakage Temperature Current vs. Voltage

TYPICAL CHARACTERISTICS (P-CHANNEL)





onsemi

TSOP-6 CASE 318G-02 ISSUE V DATE 12 JUN 2012 SCALE 2:1 NOTES: D 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. 2 Η MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM З. LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D 4 ¥ 12 4 GAUGE E1 Е AND E1 ARE DETERMINED AT DATUM H. 5. PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE. 2 4 MILLIMETERS М NOTE 5 b DIM MIN NOM MAX 0.90 1.10 DETAIL Z Α 1.00 A1 0.01 0.06 0.10 b 0.25 0.38 0.50 с 0.10 0 18 0.26 D 2.90 3.00 3.10 С Е 2.50 2.75 Α 3.00 $|\cap$ 0.05 E1 1.30 1.50 1.70 e L 0.85 0.95 1.05 0.40 0.20 0.60 Δ1 L2 M 0.25 BSC DETAIL Z 10° 0 STYLE 2: PIN 1. EMITTER 2 2. BASE 1 STYLE 3: PIN 1. ENABLE 2. N/C STYLE 4: PIN 1. N/C 2. V in STYLE 5: PIN 1. EMITTER 2 2. BASE 2 STYLE 6: PIN 1. COLLECTOR 2. COLLECTOR STYLE 1: PIN 1. DRAIN 2. DRAIN COLLECTOR 1 EMITTER 1 3. GATE 4. SOURCE З. 3. R BOOST 4. Vz 3. NOT USED 4. GROUND 3. COLLECTOR 1 4. EMITTER 1 3. BASE 4. EMITTER 4. 5. ENABLE 6. LOAD 5. COLLECTOR 6. COLLECTOR 5. DRAIN 5. BASE 2 5. V in 5. BASE 1 6. V out 6. COLLECTOR 2 6. COLLECTOR 2 6. DRAIN STYLE 10: STYLE 11: STYLE 8: STYLE 9: STYLE 12: STYLE 7 PIN 1. COLLECTOR PIN 1. Vbus PIN 1. LOW VOLTAGE GATE PIN 1. D(OUT)+ PIN 1. SOURCE 1 PIN 1. I/O 2. DRAIN 2 2. GROUND 2. COLLECTOR 2. D(in) 2. DRAIN 2. GND 3. D(in)+ 4. D(out)+ 3. SOURCE 4. DRAIN 3. D(OUT)-4. D(IN)-3. BASE DRAIN 2 3. I/O З. 4 N/C 4 I/O 4 SOURCE 2 5. COLLECTOR 5. D(out) 6. GND 5. 5. VBUS 6. D(IN)+ 5. GATE 1 6. DRAIN 1/GATE 2 5. VCC 6. I/O DRAIN 6. HIGH VOLTAGE GATE 6. EMITTER STYLE 13: PIN 1. GATE 1 STYLE 14: PIN 1. ANODE STYLE 15: PIN 1. ANODE STYLE 16: PIN 1. ANODE/CATHODE STYLE 17: PIN 1. EMITTER 2. SOURCE 2 2. SOURCE 2. SOURCE 2. BASE 2. BASE 3 EMITTER 3 ANODE/CATHODE 3. GATE 2 3 GATE 3 GATE 4. DRAIN 2 4. CATHODE/DRAIN 4. DRAIN 4 COLLECTOR ANODE 5. CATHODE/DRAIN CATHODE 5. SOURCE 1 5. N/C 5. ANODE 5. DRAIN 1 6. CATHODE/DRAIN 6. CATHODE CATHODE COLLECTOR 6. 6. 6. GENERIC RECOMMENDED **MARKING DIAGRAM*** SOLDERING FOOTPRINT* 0.60 XXXAYW= XXX M= 0 o 1LI 6X 3.20 IC STANDARD 0.95 XXX = Specific Device Code XXX = Specific Device Code А =Assembly Location Μ = Date Code Y = Pb-Free Package = Year W = Work Week 0.95 = Pb-Free Package PITCH DIMENSIONS: MILLIMETERS *This information is generic. Please refer to device data *For additional information on our Pb-Free strategy and soldering sheet for actual part marking. Pb-Free indicator, "G" details, please download the ON Semiconductor Soldering and or microdot "•", may or may not be present. Some Mounting Techniques Reference Manual, SOLDERRM/D. products may not follow the Generic Marking. Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98ASB14888C Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 TSOP-6
 PAGE 1 OF 1

 onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular

purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>