

Dominant Mode Multipoint Transceiver

Check for Samples: DS36277

FEATURES

- FAILSAFE Receiver, RO = HIGH for:
 - OPEN Inputs
 - Terminated Inputs
 - SHORTED Inputs
- Optimal for Use in SAE J1708 Interfaces
- **Compatible with Popular Interface Standards:**
 - TIA/EIA-485 and TIA/EIA-422-A
 - CCITT Recommendation V.11
- **Bi-Directional Transceiver**
 - Designed for Multipoint Transmission
- Wide Bus Common Mode Range
 - (-7V to +12V)
- Available in PDIP and SOIC Packages


DESCRIPTION

The DS36277 Dominant Mode Multipoint Transceiver is designed for use on bi-directional differential busses. It is optimal for use on Interfaces that utilize Society of Automotive Engineers (SAE) J1708 Electrical Standard.

The device is similar to standard TIA/EIA-485 transceivers, but differs in enabling scheme. The Driver's Input is normally externally tied LOW, thus providing only two states: Active (LOW), or Disabled (OFF). When the driver is active, the dominant mode is LOW, conversely, when the driver is disabled, the bus is pulled HIGH by external bias resistors.

The receiver provides a FAILSAFE feature that ensures a known output state when the Interface is in the following conditions: Floating Line, Idle Line (no active drivers), and Line Fault Conditions (open or short). The receiver output is HIGH for the following conditions: Open Inputs, Terminated Inputs (50Ω), or Shorted Inputs. FAILSAFE is a highly desirable feature when the transceivers are used with Asynchronous Controllers such as UARTs.

Connection and Logic Diagram



See Package Number D (R-PDSO-G8) or P (R-PDIP-T8)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



Truth Table

		Trutti Table	
		Driver	
Inp	uts		Outputs
DE	DI	DO/RI	DO /RI
L	L	L	Н
L	Н	Н	L
Н	Х	Z	
		Receiver	
	Inputs		Output
RE	DC	D/RI-DO /RI	RO
L		≥ 0 mV	Н
L	≤	⊊-500 mV	L
L	S	SHORTED	Н
L		OPEN	Н
Н		Х	Z



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

		Value	Unit
Supply Voltage (V _{CC})		7	V
Input Voltage (DE , RE , and DI)	5.5	V	
Driver Output Voltage/Receiver Input Voltage	-10V to +15	V	
Receiver Output Voltage (RO)		5.5	V
Maximum Package Power Dissipation @ +25°C	P Package (derate 9.3 mW/°C above +25°C)	1168	mW
	D Package (derate 5.8 mW/°C above +25°C)	726	mW
Storage Temperature Range		-65°C to +150	°C
Lead Temperature (Soldering 4 sec.)		260	°C
ESD Rating (HBM, 1.5 kΩ, 100 pF)	M, 1.5 kΩ, 100 pF)		kV

[&]quot;Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be specified. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage, V _{CC}	4.75	5.25	V
Bus Voltage	-7	+12	V
Operating Temperature (T _A) DS36277T	-40	+85	°C

specifications.



Electrical Characteristics (1)(2)

Over recommended Supply Voltage and Operating Temperature ranges, unless otherwise specified.

Symbol	Parameter	Cor	Conditions			Тур	Max	Units
DRIVER CI	HARACTERISTICS							
V _{OD}	Differential Output Voltage	I _O = 0 mA (No Load)			1.5	3.6	6	V
V _{oDO}	Output Voltage	$I_O = 0$ mA (Output to	GND)		0		6	V
$V_{o\overline{DO}}$	Output Voltage						6	V
V _{T1}	Differential Output Voltage	$R_{L} = 54\Omega (485)$	$R_{L} = 54\Omega \text{ (485)}$ (Figure 1)		1.3	2.2	5.0	V
	(Termination Load)	$R_L = 100\Omega (422)$			1.7	2.6	5.0	V
ΔV_{T1}	Balance of V _{T1}	$R_L = 54\Omega$	See ⁽³⁾		-0.2		0.2	V
	$ V_{T1} - \overline{V}_{\overline{11}} $	$R_L = 100\Omega$			-0.2		0.2	V
V _{OS}	Driver Common Mode	$R_L = 54\Omega$	(Figure 1)		0	2.5	3.0	V
	Output Voltage	$R_L = 100\Omega$			0	2.5	3.0	V
ΔV _{OS}	Balance_of V _{OS}	$R_L = 54\Omega$	See ⁽³⁾		-0.2		0.2	V
	$ V_{OS} - \overline{V_{OS}} $	$R_L = 100\Omega$			-0.2		0.2	V
V _{OH}	Output Voltage High	I _{OH} = −22 mA	(Figure 2)		2.7	3.7		V
V _{OL}	Output Voltage Low	I _{OL} = +22 mA				1.3	2	V
I _{OSD}	Driver Short-Circuit	V _O = +12V	(Figure 3)			92	290	mA
	Output Current	V _O = −7V				-187	-290	mA
RECEIVER	CHARACTERISTICS		•		•	•		
V _{TH}	Differential Input High	$V_{O} = V_{OH}, I_{O} = -0.4 \text{ r}$	$V_{O} = V_{OH}, I_{O} = -0.4 \text{ mA}$				0	V
	Threshold Voltage (4)	$-7V \le V_{CM} \le +12V$	-7V ≤ V _{CM} ≤ +12V					
V _{TL}	Differential Input Low	$V_{O} = V_{OL}, I_{O} = 8.0 \text{ m/s}$	$V_{O} = V_{OL}, I_{O} = 8.0 \text{ mA}$					V
	Threshold Voltage ⁽⁴⁾	$-7V \le V_{CM} \le +12V$	-7V ≤ V _{CM} ≤ +12V					
V_{HST}	Hysteresis ⁽⁵⁾	$V_{CM} = 0V$				80		mV
I _{IN}	Line Input Current	Other Input = 0V	$V_{I} = +12V$			0.5	1.5	mA
	$(V_{CC} = 4.75V, 5.25V, 0V)$	$\overline{DE} = V_{IH}^{(6)}$	V _I = −7V			-0.5	-1.5	mA
I _{OSR}	Short Circuit Current	$V_O = 0V$		RO	-15	-32	-85	mA
I_{OZ}	TRI-STATE Leakage Current	$V_0 = 0.4 \text{ to } 2.4 \text{V}$			-20	1.4	+20	μΑ
V_{OH}	Output High Voltage	$V_{ID} = 0V$, $I_{OH} = -0.4$ r	mA		2.3	3.7		V
	(Figure 12)	$V_{ID} = OPEN$, $I_{OH} = -0$).4 mA		2.3	3.7		V
V_{OL}	Output Low Voltage	$V_{ID} = -0.5V$, $I_{OL} = +8$	mA			0.3	0.7	V
	(Figure 12)	$V_{ID} = -0.5V, I_{OL} = +1$	6 mA			0.3	0.8	V
R _{IN}	Input Resistance				10	20		kΩ
DEVICE CI	HARACTERISTICS							
V_{IH}	High Level Input Voltage			DE,	2.0		V_{CC}	V
V_{IL}	Low Level Input Voltage		RE ,		GND		0.8	V
I _{IH}	High Level Input Current	V _{IH} = 2.4V					20	μΑ
I _{IL}	Low Level Input Current	$V_{IL} = 0.4V$					-100	μΑ
V_{CL}	Input Clamp Voltage	I _{CL} = −18 mA				-0.7	-1.5	V
I _{CC}	Output Low Voltage	$\overline{DE} = 0V, \overline{RE} = 0V, D$	I = 0V			39	60	mA
I _{CCR}	Supply Current (No Load)	$\overline{DE} = 3V, \overline{RE} = 0V, D$				24	50	mA
I _{CCD}	(2000)	$\overline{DE} = 0V, \overline{RE} = 3V, D$	I = 0V			40	75	mA
I _{CCX}		$\overline{DE} = 3V, \overline{RE} = 3V, D$	I = 0V			27	45	mA

- (1) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.
- All typicals are given for V_{CC} = 5.0V and T_A = +25°C. Δ $|V_{T1}|$ and Δ $|V_{OS}|$ are changes in magnitude of V_{T1} and V_{OS} , respectively, that occur when the input changes state. Threshold parameter limits specified as an algebraic value rather than by magnitude.
- (5)
- Hysteresis defined as $V_{HST} = V_{TH} V_{TL}$. I_{IN} includes the receiver input current and driver TRI-STATE leakage current.



Switching Characteristics⁽¹⁾

Over recommended Supply Voltage and Operating Temperature ranges, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DRIVER CH	ARACTERISTICS			1	1	II.
t _{PLHD}	Diff. Prop. Delay Low to High	$R_L = 54\Omega$	8	17	60	ns
t _{PHLD}	Diff. Prop. Delay High to Low	C _L = 50 pF	8	19	60	ns
t _{SKD}	Diff. Skew (t _{PLHD} -t _{PHLD})	C _D = 50 pF		2	10	ns
t _r	Diff. Rise Time	(Figure 4 and Figure 5)		11	60	ns
t _f	Diff. Fall Time			11	60	ns
t _{PLH}	Prop. Delay Low to High	$R_L = 27\Omega, C_L = 15 \text{ pF}$		22	85	ns
t _{PHL}	Prop. Delay High to Low	(Figure 6 and Figure 7)		25	85	ns
t _{PZH}	Enable Time Z to High	$R_L = 110\Omega$		25	60	ns
t _{PZL}	Enable Time Z to Low	C _L = 50 pF (Figure 8 – Figure 11)		30	60	ns
t _{PHZ}	Disable Time High to Z	(Figure 8 Figure 11)		16	60	ns
t _{PLZ}	Disable Time Low to Z			11	60	ns
RECEIVER (CHARACTERISTICS					
t _{PLH}	Prop. Delay Low to High	$V_{ID} = -1.5V \text{ to } +1.5V$	15	37	90	ns
t _{PHL}	Enable Time Z to High Enable Time Z to Low Disable Time High to Z Disable Time Low to Z CHARACTERISTICS Prop. Delay Low to High Prop. Delay High to Low Skew (tplh-tphl) Enable Time Z to High Enable Time Z to Low	C _L = 15 pF (Figure 13 and Figure 14)	15	43	90	ns
t _{SK}	Skew (t _{PLH} -t _{PHL})	(Figure 10 and Figure 14)		6	15	ns
t _{PZH}	Enable Time Z to High	C _L = 15 pF		12	60	ns
t _{PZL}	Enable Time Z to Low	(Figure 15 and Figure 16)		28	60	ns
t _{PHZ}	Disable Time High to Z			20	60	ns
t _{PLZ}	Disable Time Low to Z			10	60	ns

⁽¹⁾ All typicals are given for V_{CC} = 5.0V and T_A = +25°C.



PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver V_{T1} and V_{OS} Test Circuit




Figure 2. Driver V_{OH} and V_{OL} Test Circuit





Figure 3. Driver Short Circuit Test Circuit



C_L includes probe and stray capacitance

The input pulse is supplied by a generator having the following characteristics: f=1.0 MHz, 50% duty cycle, T_r and t_f <6.0 ns, Z_o =50 Ω

Figure 4. Driver Differential Propagation Delay and Transition Time Test Circuit







Figure 5. Driver Differential Propagation Delays and Transition Times



C_L includes probe and stray capacitance

The input pulse is supplied by a generator having the following characteristics: f=1.0 MHz, 50% duty cycle, T_r and t_f <6.0 ns, Z_0 =50 Ω

Figure 6. Driver Propagation Delay Test Circuit





Figure 7. Driver Propagation Delays





S1 to \overline{DO} for DI = 3V S1 to \overline{DO} for DI = 0V

C_L includes probe and stray capacitance

The input pulse is supplied by a generator having the following characteristics: f=1.0 MHz, 50% duty cycle, T_r and t_f <6.0 ns, Z_0 =50 Ω

Figure 8. Driver TRI-STATE Test Circuit (t_{PZH}, t_{PHZ})





Figure 9. Driver TRI-STATE Delays (t_{PZH}, t_{PHZ})



S1 to \overline{DO} for DI = 0V S1 to \overline{DO} for DI = 3V

 C_{L} includes probe and stray capacitance

The input pulse is supplied by a generator having the following characteristics: f=1.0 MHz, 50% duty cycle, T_r and t_r <6.0 ns, Z_o =50 Ω

Figure 10. Driver TRI-STATE Test Circuit (t_{PZL}, t_{PLZ})




Figure 11. Driver TRI-STATE Delays (t_{PZL}, t_{PLZ})







Figure 12. Receiver V_{OH} and V_{OL}



CL includes probe and stray capacitance

The input pulse is supplied by a generator having the following characteristics: f=1.0 MHz, 50% duty cycle, T_r and t_l <6.0 ns, Z_o =50 Ω

Figure 13. Receiver Propagation Delay Test Circuit





Figure 14. Receiver Propagation Delays



C_L includes probe and stray capacitance


The input pulse is supplied by a generator having the following characteristics: f=1.0 MHz, 50% duty cycle, T_r and t_f <6.0 ns, Z_o =50 Ω

Diodes are 1N916 or equivalent.


Submit Documentation Feedback

Figure 15. Receiver TRI-STATE Delay Test Circuit







S1 1.5V S2 OPEN S3 CLOSED



S1 1.5V S2 CLOSED S3 CLOSED



S1 -1.5V S2 CLOSED S3 OPEN



S1 -1.5V S2 CLOSED S3 CLOSED

Figure 16. Receiver Enable and Disable Timing

Copyright © 1998–2013, Texas Instruments Incorporated



Typical Performance Characteristics









Figure 17.


















Typical Performance Characteristics (continued)



















TYPICAL APPLICATIONS INFORMATION




Figure 30. SAE J1708 Node with External Bias Resistors and Filters





REVISION HISTORY

Changes from Revision D (April 2013) to Revision E				
•	Changed layout of National Data Sheet to TI format	. 12		



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DS36277TMX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	DS362 77TM	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Oct-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS36277TMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

www.ti.com 11-Oct-2013



*All dimensions are nominal

Device	Package Type	Package Drawing Pins		SPQ	Length (mm)	Width (mm)	Height (mm)	
DS36277TMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0	



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated