



Order

Now







TPS2HB50-Q1

SLVSDZ5A-FEBRUARY 2018-REVISED JANUARY 2020

TPS2HB50-Q1 40-V, 50-m Ω Dual-Channel Smart High-Side Switch

Features

- Qualified for automotive applications
- AEC-Q100 qualified with the following results:
 - Device temperature grade 1: $T_A = -40^{\circ}C$ to 125°C ambient operating temperature range
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C4B
 - Withstands 40-V load dump
- Dual-channel smart high-side switch with 50-m Ω $R_{ON} (T_J = 25^{\circ}C)$
- Improve system level reliability through adjustable current limiting
 - Current limit adjustable from 2 A to 18 A
 - Robust integrated output protection:
 - Integrated thermal protection
 - Protection against short to ground/battery
 - Protection against reverse battery events including automatic switch on with reverse voltage
 - Automatic shut off if loss of battery/ground occurs
 - Integrated output clamp to demagnetize inductive loads
 - Configurable fault handling
- Analog sense output can be configured to accurately measure:
 - Load current
 - Device temperature
- Provides fault indication through SNS pin
 - Detection of open load and short-to-battery

2 Applications

- Automotive display module
- **ADAS** modules
- Seat comfort module
- Transmission control unit
- HVAC control module
- Body control modules
- LED lighting

3 Description

The TPS2HB50-Q1 device is a dual-channel smart high-side switch intended for use in 12-V automotive systems. The device integrates robust protection and diagnostic features to ensure output port protection even during harmful events like short circuits in automotive systems. The device protects against faults through a reliable current limit, which, depending on device variant, is adjustable from 2 A to 18 A.

The high current limit range allows for usage in loads that require large transient currents, while the low current limit range provides improved protection for loads that do not require high peak current. The device is capable of reliably driving various load profiles.

The TPS2HB50-Q1 also provides a high accuracy analog current sense that allows for improved load diagnostics. By reporting load current and device temperature to a system MCU, the device enables predictive maintenance and load diagnostics that improves the system lifetime.


The TPS2HB50-Q1 is available in a HTSSOP package which allows for reduced PCB footprint.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS2HB50-Q1	HTSSOP (16)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



TEXAS INSTRUMENTS

www.ti.com

Page

Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Dev	ice Comparison Table 3
6	Pin	Configuration and Functions 4
	6.1	Recommended Connections for Unused Pins 5
7	Spe	cifications6
	7.1	Absolute Maximum Ratings 6
	7.2	ESD Ratings 6
	7.3	Recommended Operating Conditions 6
	7.4	Thermal Information 7
	7.5	Electrical Characteristics7
	7.6	SNS Timing Characteristics 9
	7.7	Switching Characteristics 10
	7.8	Typical Characteristics 13
8	Para	ameter Measurement Information 20
9	Deta	ailed Description
	9.1	Overview 21

	9.2	Functional Block Diagram	22
	9.3	Feature Description.	23
	9.4	Device Functional Modes	34
10	Арр	lication and Implementation	36
	10.1	-	
	10.2	Typical Application	
11	Pow	er Supply Recommendations	44
12		out	
	12.1	Layout Guidelines	45
	12.2	Layout Example	45
13		ice and Documentation Support	
	13.1		
	13.2	Receiving Notification of Documentation Updates	46
	13.3	Support Resources	46
	13.4	Trademarks	46
	13.5	Electrostatic Discharge Caution	46
	13.6	Glossary	46
14	Mec	hanical, Packaging, and Orderable	
	Infor	mation	46

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Date	Revision	NOTES
January 2020	*	Initial Release

Changes from Original (April 2019) to Revision A




5 Device Comparison Table

Device Version	Part Number	Current Limit	Current Limit Range	Overcurrent Behavior
А	TPS2HB50A-Q1	Resistor Programmable	2 A - 10 A	Disable switch immediately
В	TPS2HB50 <i>B</i> -Q1	Resistor Programmable	3.6 A - 18 A	Disable switch immediately

Table 1. TPS2HB50-Q1 Device Options



6 Pin Configuration and Functions



Pin Functions

PIN		- <i>I</i> /O	DESCRIPTION	
NO.	NAME	10	DESCRIPTION	
1	GND	_	Device ground	
2	SNS	0	Sense output	
3	LATCH	I	Sets fault handling behavior (latched or auto-retry)	
4	EN1	I	Channel 1 control input, active high	
5	ILIM1	0	Connect pull-up resistor to V_{BB} to set current-limit threshold on CH1	
6-8	VOUT1	0	Channel 1 output	
9-11	VOUT2	0	Channel 2 output	
12	ILIM2	0	Connect pull-up resistor to V_{BB} to set current-limit threshold on CH2	
13	EN2	I	Channel 2 control input, active high	
14	SEL1	I	Diagnostics select 1	
15	SEL2	I	Diagnostics select 2	
16	DIA_EN	I	Diagnostic enable, active high	
Exposed pad	VBB	I	Power supply input	



6.1 Recommended Connections for Unused Pins

The TPS2HB50-Q1 device is designed to provide an enhanced set of diagnostic and protection features. However, if the system design only allows for a limited number of I/O connections, some pins may be considered optional.

PIN NAME	CONNECTION IF NOT USED	IMPACT IF NOT USED
SNS	Ground through 1-k Ω resistor	Analog sense is not available.
LATCH	Float or ground through R _{PROT} resistor	With LATCH unused, the device will auto-retry after a fault. If latched behavior is desired, but the system describes limited I/O, it is possible to use one microcontroller output to control the latch function of several high-side channels.
ILIM1, ILIM2	Float	If the ILIMx pin is left floating, the device will be set to the default internal current-limit threshold.
SEL1	Float or ground through R _{PROT} resistor	SEL1 selects the T_J sensing feature. With SEL1 unused, only CH1 and CH2 current sensing and open load detection are available.
SEL2	Ground through R _{PROT} resistor	With SEL2 = 0 V, CH2 current sensing and CH2 open load detection are not available.
DIA_EN	Float or ground through R _{PROT} resistor	With DIA_EN unused, the analog sense, open-load, and short-to-battery diagnostics are not available.

Table 2. Connections for Optional Pins

R_{PROT} is used to protect the pins from excess current flow during reverse battery conditions, for more information see the section on *Reverse Battery* protection.

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Maximum continuous supply voltage, V _{BB}			36	V
Load dump voltage, V _{LD}	ISO16750-2:2010(E)		40	V
Reverse battery voltage, V _{Rev} , t ≤ 3 minutes		-18		V
Enable pin voltage, V_{EN1} and V_{EN2}		-1	7	V
LATCH pin voltage, V _{LATCH}		-1	7	V
Diagnostic Enable pin voltage, V _{DIA_EN}		-1	7	V
Sense pin voltage, V _{SNS}		-1	18	V
Select pin voltage, V _{SEL1} and V _{SEL2}		-1	7	V
Reverse ground current, I _{GND}	$V_{BB} < 0 V$		-50	mA
Energy dissipation during turnoff, E _{TOFF}	Single pulse, one channel, $L_{OUT} = 5$ mH, $T_{J,start} = 125^{\circ}C$		21 ⁽²⁾	mJ
Energy dissipation during turnoff, E_{TOFF} Repetitive pulse, one channel, $L_{OUT} = 5 \text{ mH}$, $T_{J,start} = 125^{\circ}C$			8(2)	mJ
Maximum junction temperature, T _J			150	°C
Maximum junction temperature - limited duration, T_J	t < 100 hours		170	°C
Storage temperature, T _{stg}		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) For further details, see the section regarding switch-off of an inductive load.

7.2 ESD Ratings

				VALUE	UNIT
	Electrostatic	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	All pins except VBB and VOUTx	±2000	
V _(ESD) discharge		VBB and VOUTx	±4000	V	
		Charged-device model (CDM), per AEC Q100-011	All pins	±750	

(1) AEC-Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specifications.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{BB}	Nominal supply voltage ⁽¹⁾	6	18	V
V _{BB}	Extended supply voltage ⁽²⁾	3	28	V
V _{EN1} , V _{EN2}	Enable voltage	-1	5.5	V
V _{LATCH}	LATCH voltage	-1	5.5	V
V _{DIA_EN}	Diagnostic Enable voltage	-1	5.5	V
V _{SEL1} , V _{SEL2}	Select voltage	-1	5.5	V
V _{SNS}	Sense voltage	-1	7	V
T _A	Operating free-air temperature	-40	125	°C

(1) All operating voltage conditions are measured with respect to device GND.

(2) Device will function within extended operating range, however some parametric values might not apply.

7.4 Thermal Information

		TPS2HB50-Q1	
	THERMAL METRIC ⁽¹⁾⁽²⁾	PWP (HTSSOP)	UNIT
		16 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	34.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	29.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	11.5	°C/W
ΨJT	Junction-to-top characterization parameter	4.3	°C/W
Ψјв	Junction-to-board characterization parameter	11.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	2.0	°C/W

For more information about traditional and new thermal metrics, see TI's SPRA953 application report.
 The thermal parameters are based on a 4-layer PCB according to the JESD51-5 and JESD51-7 standards.

7.5 Electrical Characteristics

 V_{BB} = 6 V to 18 V, T_{J} = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOL	TAGE AND CURRENT				·	
V _{DSCLAMP}	V _{DS} clamp voltage		40		46	V
VBBCLAMP	V _{BB} clamp voltage		58		76	V
V _{UVLOF}	V _{BB} undervoltage lockout falling	Measured with respect to the GND pin of the device	2.0		3	V
V _{UVLOR}	V _{BB} undervoltage lockout rising	Measured with respect to the GND pin of the device	2.2		3	V
	Standby current (total	$V_{BB} = 13.5 \text{ V}, T_J = 25^{\circ}\text{C}$ $V_{ENx} = V_{DIA_EN} = 0 \text{ V}, V_{OUT} = 0 \text{ V}$			0.5	μA
I _{SB}	device leakage including both MOSFET channels)	$V_{BB} = 13.5 \text{ V}, T_J = 125^{\circ}\text{C},$ $V_{ENx} = V_{DIA_{EN}} = 0 \text{ V}, V_{OUT} = 0 \text{ V}$			4	μA
" C	Continuous load current,	Two channels enabled, $T_{AMB} = 70^{\circ}C$		3		А
IL _{NOM}	per channel	One channel enabled, T _{AMB} = 70°C		4.5		А
. Output leakage curren	Output leakage current	V _{BB} = 13.5 V, T _J = 25°C V _{ENx} = V _{DIA_EN} = 0 V, V _{OUT} = 0 V		0.01	0.5	μA
OUT(standby)	(per channel)	V _{BB} = 13.5 V, T _J = 125°C V _{ENx} = V _{DIA_EN} = 0 V, V _{OUT} = 0 V			1.5	μA
I _{DIA}	Current consumption in diagnostic mode	$V_{BB} = 13.5 \text{ V}, I_{SNS} = 0 \text{ mA}$ $V_{ENx} = 0 \text{ V}, V_{DIA_EN} = 5 \text{ V}, V_{OUT} = 0 \text{ V}$		3	6	mA
Ι _Q	Quiescent current	V_{BB} = 13.5 V V_{ENx} = V_{DIA_EN} = 5 V, I_{OUTx} = 0 A		3	6	mA
t _{STBY}	Standby mode delay time	$V_{ENx} = V_{DIA_EN} = 0 V$ to standby	12	17	22	ms
RON CHAR	ACTERISTICS					
	On-resistance	$T_J = 25^{\circ}C, 6 V \le V_{BB} \le 28 V, I_{OUT1} = I_{OUT2} > 1 A$		50		mΩ
R _{ON}	(Includes MOSFET and	$T_J = 150^{\circ}C, 6 V \le V_{BB} \le 28 V, I_{OUT1} = I_{OUT2} > 1 A$			100	mΩ
	package)	$T_J = 25^{\circ}C, \ 3 \ V \le V_{BB} \le 6 \ V, \ I_{OUT1} = I_{OUT2} > 1 \ A$			75	mΩ
	On-resistance during	$T_J = 25^{\circ}C, -18 \text{ V} \le \text{V}_{BB} \le -8 \text{ V}$		50		mΩ
R _{ON(REV)}	reverse polarity	$T_J = 105^{\circ}C, -18 \text{ V} \le \text{V}_{BB} \le -8 \text{ V}$			100	mΩ
CURRENT	SENSE CHARACTERISTIC	S			L.	
K _{SNS}	Current sense ratio I _{OUTx} / I _{SNS}	I _{OUTX} = 1 A		1500		

Electrical Characteristics (continued)

$V_{PP} = 6 V to$	18 V T.=	-40°C to 150°C	(unless of	therwise noted)
$v_{BB} = 0 v to$	10 v, ij -	40 0 10 100 0	(0111033-01	

	PARAMETER TEST CONDITIONS		MIN	ТҮР	MAX	UNIT	
			L		2.000		mA
			I _{OUT} = 3 A	-5		5	%
			Ι – 1 Δ				mA
		I _{OUT} = 1 A		-5		5	%
			I _{OUT} = 300 mA		0.2		mA
lovo	Current sense current	$V_{EN} = V_{DIA_EN} = 5 V,$	1001 - 300 IIIX	-5		5	%
I _{SNSI} and accuracy	and accuracy	$V_{SEL1} = 0 \ \overline{V}, \ V_{SEL2} = X$	I _{OUT} = 100 mA		0.067		mA
			-6		6	%	
			I _{OUT} = 50 mA		0.032		mA
				-11		11	%
			I _{OUT} = 20 mA		0.0124		mA
			1001 - 20 11/1	-28		28	%
TJ SENSE	CHARACTERISTICS	I	Γ	T			
			$T_J = -40^{\circ}C$	0.00	0.12	0.29	mA
	NST Current	\sim = 5 V/V = 5	$T_J = 25^{\circ}C$	0.68	0.85	1.02	mA
I _{SNST}		$V_{DIA_EN} = 5 V, V_{SEL1} = 5 V, V_{SEL2} = 0 V$	$T_J = 85^{\circ}C$	1.25	1.52	1.79	mA
			T _J = 125°C	1.61	1.96	2.31	mA
			$T_J = 150^{\circ}C$	1.80	2.25	2.70	mA
dl _{SNST} /dT	Coefficient				0.011		mA/°C
SNS CHAR	RACTERISTICS	Γ					
I _{SNSFH}	I _{SNS} fault high-level	$V_{\text{DIA}_{\text{EN}}} = 5 \text{ V}, V_{\text{SEL1}} = 0 V, V_{\text{SEL2}} = X$		4	4.5	5.3	mA
I _{SNSleak}	I _{SNS} leakage	$V_{DIA_EN} = 0 V$				1	μA
CURRENT	LIMIT CHARACTERISTICS	5	T				
		Device Version A, T _J = -40°C to 150°C Device Version B, T _J =	R _{ILIM} = GND, open, or out of range		11.8		А
			$R_{ILIM} = 5 \ k\Omega$	7	10	14.4	А
le.	Current Limit Threshold		$R_{ILIM} = 25 \ k\Omega$	1.325	2	3.2	А
I _{CL}	Current Limit Threshold		R _{ILIM} = GND, open, or out of range		27		А
		-40°C to 150°C	$R_{ILIM} = 5 \ k\Omega$	13.5	18	26	А
			$R_{ILIM} = 25 \text{ k}\Omega$	2.2	4.4	5.28	А
K	Current Limit Ratio	Version A		35	50	80	A * k Ω
K _{CL}		Version B		68.4	90	111	A * kΩ
FAULT CH	IARACTERISTICS						
V _{OL}	Open-load (OL) detection voltage	$V_{ENx} = 0 V, V_{DIA_EN} = 5 V$		2	3	4	V
t _{OL1}	OL and STB indication- time from ENx falling	$V_{ENx} = 5 \text{ V to 0 V}, V_{DIA_EN} = 5 \text{ V}, V_{SEL1} = 0 \text{ V}^{(1)}$ $I_{OUT} = 0 \text{ mA}, V_{OUTx} = 4 \text{ V}$		300	500	700	μs
t _{OL2}	OL and STB indication- time from DIA_EN rising	$V_{ENx} = 0 \text{ V}, V_{DIA_{EN}} = 0 \text{ V} \text{ to } 5 \text{ V}, V_{SEL1} = 0 \text{ V}^{(1)}$ $I_{OUT} = 0 \text{ mA}, V_{OUTx} = 4 \text{ V}$				50	μs
t _{OL3}	OL and STB indication-time from V_{OUT} rising	$V_{ENx} = 0 V, V_{DIA_{EN}} = 5 V, V_{SEL1} = 0 V^{(1)}$ $I_{OUT} = 0 mA, V_{OUTx} = 0 V to 4 V$				50	μs
T _{ABS}	Thermal shutdown			150			°C
T _{REL}	Relative thermal shutdown				50		°C
T _{HYS}	Thermal shutdown hysteresis				28		°C

(1) SELx must be set to select the relevant channel. Diagnostics are performed on Channel 1 when SELx = 00 and diagnostics are performed on channel 2 when SELx =01.

Electrical Characteristics (continued)

$V_{BB} = 6 \text{ V to } 18 \text{ V}, T_{J} = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
t _{FAULT}	Fault shutdown indication-time	V _{DIA_EN} = 5 V Time between switch shutc I _{SNSFH}	Time between switch shutdown and I_{SNS} settling at			50	μs
t _{RETRY}	Retry time	Time from fault shutdown u (thermal shutdown or curre		1	2	3	ms
EN1 AND I	EN2 PIN CHARACTERISTIC	CS ⁽²⁾					
V _{IL, ENx}	Input voltage low-level	lo GND network diode				0.8	V
V _{IH, ENx}	Input voltage high-level	No GND network diode		2			V
V _{IHYS, ENx}	Input voltage hysteresis				350		mV
R _{ENx}	Internal pulldown resistor			0.5	1	2	MΩ
I _{IL, EN}	Input current low-level	V _{EN} = 0.8 V			0.8		μA
I _{IH, EN}	Input current high-level	$V_{EN} = 5 V$			5		μA
DIA_EN PI	N CHARACTERISTICS ⁽²⁾						
V _{IL, DIA_EN}	Input voltage low-level	No GND network diode				0.8	V
V _{IH, DIA_EN}	Input voltage high-level	No GND network diode		2.0			V
V _{IHYS,} DIA_EN	Input voltage hysteresis			200	350	530	mV
R _{DIA_EN}	Internal pulldown resistor			0.5	1	2	MΩ
I _{IL, DIA_EN}	Input current low-level	V _{DIA_EN} = 0.8 V			0.8		μA
I _{IH, DIA_EN}	Input current high-level	$V_{\text{DIA}_{\text{EN}}} = 5 \text{ V}$			5		μA
SEL1 AND	SEL2 PIN Characteristics						
V _{IL, SELx}	Input voltage low-level	No GND network diode				0.8	V
V _{IH, SELx}	Input voltage high-level	No GND network diode		2			V
VIHYS, SELX	Input voltage hysteresis				350		mV
R _{SELx}	Internal pulldown resistor			0.5	1	2	MΩ
I _{IL, SELX}	Input current low-level	$V_{SELX} = 0.8 V$			0.8		μA
I _{IH, SELX}	Input current high-level	$V_{SELX} = 5 V$			5		μA
	N CHARACTERISTICS ⁽²⁾						
V _{IL, LATCH}	Input voltage low-level	No GND network diode				0.8	V
V _{IH, LATCH}	Input voltage high-level	No GND network diode		2			V
V _{IHYS,} latch	Input voltage hysteresis			200	350	530	mV
R _{LATCH}	Internal pulldown resistor			0.5	1	2	MΩ
IIL, LATCH	Input current low-level	V _{LATCH} = 0.8 V			0.8		μA
IIH, LATCH	Input current high-level	V _{LATCH} = 5 V			5		μA

(2) $V_{BB} = 3 V \text{ to } 28 V$

7.6 SNS Timing Characteristics

 V_{BB} = 6 V to 18 V, T_{J} = -40°C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNS TIMI	IG - CURRENT SENSE					
t _{SNSION1}	Settling time from rising edge of DIA_EN				40	μs
t _{SNSION2}	Settling time from rising edge of ENx and DIA_EN				165	μs
t _{SNSION3}	Settling time from rising edge of ENx	$ \begin{aligned} & V_{ENx} = 0 \ V \ \text{to} \ 5 \ V, \ V_{DIA_EN} = 5 \ V \\ & R_{SNS} = 1 \ k\Omega, \ R_{L} \leq 6 \ \Omega \end{aligned} $			165	μs

SNS Timing Characteristics (continued)

$V_{BB} = 6 \text{ V to } 18 \text{ V}, \text{ } \text{T}_{J} = -40^{\circ}\text{C} \text{ to } +150^{\circ}\text{C} \text{ (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{SNSIOFF1}	Settling time from falling edge of DIA_EN				20	μs
t _{SETTLEH}	Settling time from rising edge of load step				20	μs
t _{SETTLEL}	Settling time from falling edge of load step	$V_{ENx} = 5 \text{ V}, V_{DIA_EN} = 5 \text{ V}$ $R_{SNS} = 1 k\Omega, I_{OUT} = 5 \text{ A to } 1 \text{ A}$			20	μs
SNS TIMI	NG - TEMPERATURE SENSE	•				
t _{SNSTON1}	Settling time from rising edge of DIA_EN	$V_{\text{ENx}} = 5 \text{ V}, V_{\text{DIA}_{\text{EN}}} = 0 \text{ V to } 5 \text{ V}$ R _{SNS} = 1 k Ω			40	μs
t _{SNSTON2}	Settling time from rising edge of DIA_EN	$\label{eq:VENx} \begin{split} V_{\text{ENx}} &= 0 \ \text{V}, \ V_{\text{DIA}_\text{EN}} = 0 \ \text{V} \ \text{to} \ 5 \ \text{V} \\ R_{\text{SNS}} &= 1 \ \text{k} \Omega \end{split}$			70	μs
t _{SNSTOFF}	Settling time from falling edge of DIA_EN	$V_{ENx} = X, V_{DIA_EN} = 5 V \text{ to } 0 V$ $R_{SNS} = 1 k\Omega$			20	μs
SNS TIMI	NG - MULTIPLEXER					
	Settling time from temperature sense to current sense	$ \begin{aligned} & V_{ENx} = X, \ V_{DIA_EN} = 5 \ V \\ & V_{SEL1} = 5 \ V \ to \ 0 \ V, \ V_{SEL2} = X \\ & R_{SNS} = 1 \ k\Omega, \ R_{L} \leq 6 \ \Omega \end{aligned} $			60	μs
t _{MUX}	Settling time from current sense on CHx to CHy	$ \begin{split} & V_{\text{ENx}} = X, \ V_{\text{DIA}_\text{EN}} = 5 \ V \\ & V_{\text{SEL1}} = 0 \ V, \ V_{\text{SEL2}} = 0 \ V \ to \ 5 \ V \\ & R_{\text{SNS}} = 1 \ k\Omega, \ I_{\text{OUT1}} = 2 \ A, \ I_{\text{OUT2}} = 4 \ A \end{split} $			20	μs
	Settling time from current sense to temperature sense				60	μs


7.7 Switching Characteristics

V_{BB} = 13.5 V, T_{J} = -40°C to +150°C (unless other	wise noted)
--	-------------

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{DR}	Turnon delay time	V_{BB} = 13.5 V, $R_L \le 6 \Omega$, 50% EN rising to 10% V_{OUT} rising	20	60	100	μs
t _{DF}	Turnoff delay time	V_{BB} = 13.5 V, $R_L \le 6 \Omega$, 50% EN falling to 90% V_{OUT} Falling	20	60	100	μs
SR _R	VOUTx rising slew rate	V_{BB} = 13.5 V, 20% to 80% of $V_{OUT},$ R_L \leq 6 Ω	0.1	0.4	0.7	V/µs
SR _F	VOUTx falling slew rate	V_{BB} = 13.5 V, 80% to 20% of $V_{OUT},$ R_L \leq 6 Ω	0.1	0.4	0.7	V/µs
t _{ON}	Turnon time	V_{BB} = 13.5 V, $R_L \le 6 \Omega$, 50% EN rising to 80% V_{OUT} rising	39	87	145	μs
t _{OFF}	Turnoff time	$\label{eq:VBB} \begin{array}{l} V_{BB} = 13.5 \ V, \ R_L \leq 6 \ \Omega, \ 50\% \ EN \\ rising to \ 80\% \ V_OUT \ rising \end{array}$	39	87	147	μs
t _{ON} - t _{OFF}	Turnon and turnoff matching	200-µs enable pulse	-50	0	50	μs
E _{ON}	Switching energy losses during turnon	V_{BB} = 13.5 V, $R_L \le 6 \Omega$		0.4		mJ
E _{OFF}	Switching energy losses during turnoff	$V_{BB} = 13.5 \text{ V}, \text{ R}_{L} \leq 6 \Omega$		0.4		mJ




TPS2HB50-Q1 SLVSDZ5A – FEBRUARY 2018 – REVISED JANUARY 2020



Rise and fall time of V_{ENx} is 100 ns.

Figure 1. Switching Characteristics Definitions







NOTE1: Rise and fall times of control signals are 100 ns. Control signals include: EN1, EN2, DIA_EN, SEL1, SEL2. NOTE2: SEL1 and SEL2 must be set to the appropriate values.

Figure 2. SNS Timing Characteristics Definitions




7.8 Typical Characteristics











SLVSDZ5A-FEBRUARY 2018-REVISED JANUARY 2020



www.ti.com








SLVSDZ5A-FEBRUARY 2018-REVISED JANUARY 2020




www.ti.com

Typical Characteristics (continued)



Copyright © 2018–2020, Texas Instruments Incorporated







8 Parameter Measurement Information




Figure 33. Parameter Definitions



9 Detailed Description

9.1 Overview

The TPS2HB50-Q1 device is a dual-channel smart high-side switch intended for use with 12-V automotive batteries. Many protection and diagnostic features are integrated in the device.

Diagnostics features include the analog SNS output that is capable of providing a signal that is proportional to load current or device temperature. The high-accuracy load current sense allows for diagnostics of complex loads.

This device includes protection through thermal shutdown, current limiting, transient withstand, and reverse battery operation. For more details on the protection features, refer to the *Feature Description* and *Application Information* sections of the document.

The TPS2HB50-Q1 is one device in a family of TI high side switches. For each device, the part number indicates elements of the device behavior. Figure 34 gives an example of the device nomenclature.




Figure 34. Naming Convention


TEXAS INSTRUMENTS

SLVSDZ5A-FEBRUARY 2018-REVISED JANUARY 2020

www.ti.com

9.2 Functional Block Diagram

The functional block diagram shown is for device versions A/B.





9.3 Feature Description

9.3.1 Protection Mechanisms

The TPS2HB50-Q1 is designed to operate in the automotive environment. The protection mechanisms allow the device to be robust against many system-level events such as load dump, reverse battery, short-to-ground, and more.

There are two protection features which, if triggered, will cause the switch to automatically disable:

- Thermal Shutdown
- Current Limit

When any of these protections are triggered, the device will enter the FAULT state. In the FAULT state, the fault indication will be available on the SNS pin (see the *Diagnostic Mechanisms* section of the data sheet for more details).

The switch is no longer held off and the fault indication is reset when all of the below conditions are met:

- LATCH pin is low
- t_{RETRY} has expired
- All faults are cleared (thermal shutdown, current limit)

NOTE

CH1 and CH2 operate independently. If there is a fault on one channel, the other channel is not affected.

9.3.1.1 Thermal Shutdown

The device includes a temperature sensor on each power FET and also within the controller portion of the device. There are two cases that the device will consider to be a thermal shutdown fault:

- $T_{J,FET} > T_{ABS}$
- $(T_{J,FET} T_{J,controller}) > T_{REL}$

After the fault is detected, the relevant switch will turn off. Each channel is turned off based on the measurement of temperature sensor for that channel. Therefore, if the thermal fault is detected on only one channel, the other channel continues operation. If $T_{J,FET}$ passes T_{ABS} , the fault is cleared when the switch temperature decreases by the hysteresis value, T_{HYS} . If instead the T_{REL} threshold is exceeded, the fault is cleared after T_{RETRY} passes.

9.3.1.2 Current Limit

When I_{OUT} reaches the current limit threshold, I_{CL} , the channel will switch off immediately. The I_{CL} value will vary with slew rate and a fast current increase that occurs during a powered-on short circuit can temporarily go above the specified I_{CL} value. When the switch is in the FAULT state it will output an output current I_{SNSFH} on the SNS pin.

During a short circuit event, the device will hit the I_{CL} value that is listed in the *Electrical Characteristics* table (for the given device version and R_{ILIM}) and then turn the output off to protect the device. The device will register a short circuit event when the output current exceeds I_{CL} , however the measured maximum current may exceed the I_{CL} value due to the TPS2HB50-Q1 deglitch filter and turn-off time. The device is specified to protect itself during a short circuit event up to 24 V at 125°C.

The current limit specification in the datasheet is based on the part being enabled into a short circuit condition with 5- μ H inductor on the input and output and the input resistance being less than 10 m Ω and the output impedance less than 100 m Ω . When the part is enabled into this short circuit condition, the current will rise up to the threshold specified in the *Electrical Characteristics* table before it begins to shut off the current. The deglitch filter time for the device to react to the current threshold is 3 μ s. Therefore if you take Version A/B and subtract 3 μ s from the maximum current value, the current limit threshold will align with the value specified in the *Electrical Characteristics* table.



Feature Description (continued)

9.3.1.2.1 Current Limit Foldback

Version B of the TPS2HB50-Q1 implements a current limit foldback feature that is designed to protect the device in the case of a long-term fault condition. If the device undergoes fault shutdown events (either of thermal shutdown or current limit) seven consecutive times, the current limit will be reduced to half of the original value. The device will revert back to the original current limit threshold if either of the following occurs:

- The device goes to standby mode.
- The switch turns on and turns off without any fault occurring.

Version A does not implement the current limit foldback due to the lower current limit causing less harm during repetitive long-term faults.

9.3.1.2.2 Programmable Current Limit

The TPS2HB50-Q1 includes an adjustable current limit. Some applications (for example, incandescent bulbs) will require a high current limit. Other applications can benefit from a lower current limit threshold. In general, wherever possible a lower current limit is recommended due to allowing system advantages through:

- Reduced size and cost in current carrying components such as PCB traces and module connectors
- Less disturbance at the power supply (V_{BB} pin) during a short circuit event
- Improved protection of the downstream load

To set the current limit threshold, connect a resistor from I_{LIM} to V_{BB} . The current limit threshold is determined by Equation 1 (R_{ILIM} in $k\Omega$):

$$I_{CL} = K_{CL} / R_{ILIM}$$

(1)

The R_{ILIM} range is between 5 k Ω and 25 k Ω . An R_{ILIM} resistor is required; however, in the fault case where the pin is floating, grounded, or outside of this range the current limit will default to an internal level that is defined in the *Specifications* section of this document.

NOTE

Capacitance on the I_{LIM} pin can cause I_{LIM} to go out of range during short circuit events. For accurate current limiting, place R_{ILIM} near to the device with short traces to ensure <5 pF capacitance to GND on the I_{LIM} pin.

9.3.1.2.3 Undervoltage Lockout (UVLO)

The device monitors the supply voltage V_{BB} to prevent unpredicted behaviors in the event that the supply voltage is too low. When the supply voltage falls down to V_{UVLOF} , the output stage is shut down automatically. When the supply rises up to V_{UVLOR} , the device turns back on.

During an initial ramp of V_{BB} from 0 V at a ramp rate slower than 1 V/ms, V_{EN} pin will have to be_{BB} held low until V_{BB} is above UVLO threshold (with respect to board ground) and the supply voltage to the device has reliably reached above the UVLO condition. For best operation, ensure that V_{BB} has risen above UVLO before setting the V_{EN} pin to high.

9.3.1.2.4 V_{BB} During Short-to-Ground

When V_{OUT} is shorted to ground, the module power supply (V_{BB}) can have a transient decrease. This is caused by the sudden increase in current flowing through the wiring harness cables. To achieve ideal system behavior, it is recommended that the module maintain $V_{BB} > 3 V$ (above the maximum V_{UVLOF}) during V_{OUT} short-to-ground. This is typically accomplished by placing bulk capacitance on the power supply node.

9.3.1.3 Voltage Transients

The TPS2HB50-Q1 device describes two types of voltage clamps which protect the FET against system-level voltage transients. The two different clamps are shown in Figure 35.



Feature Description (continued)

The clamp from V_{BB} to GND is primarily used to protect the controller from positive transients on the supply line (for example, ISO7637-2). The clamp from V_{BB} to V_{OUT} is primarily used to limit the voltage across the FET when switching off an inductive load. If the voltage potential from V_{BB} to GND exceeds the V_{BB} clamp level, the clamp will allow current to flow through the device from V_{BB} to GND (Path 2). If the voltage potential from V_{BB} to V_{OUT} exceeds the clamping voltage, the power FET will allow current to flow from V_{BB} to V_{OUT} (Path 3). Additional capacitance from V_{BB} to GND can increase the reliability of the system during ISO 7637 pulse 2-A testing.




Figure 35. Current Path During Supply Voltage Transient

9.3.1.3.1 Load Dump

The TPS2HB50-Q1 device is tested according to ISO 16750-2:2010(E) suppressed load dump pulse. The device supports up to 40-V load dump transient and will maintain normal operation during the load dump pulse. If the switch is enabled, it will stay enabled and if the switch is disabled, it will stay disabled.

9.3.1.4 Driving Inductive Loads

When switching off an inductive load, the inductor may impose a negative voltage on the output of the switch. The TPS2HB50-Q1 includes a voltage clamp to limit voltage across the FET. The maximum acceptable load inductance is a function of the device robustness.

For more information on driving inductive loads, refer to TI's *How To Drive Inductive, Capacitive, and Lighting Loads with Smart High Side Switches* application report.

9.3.1.5 Reverse Battery

In the reverse battery condition, the switch will automatically be enabled regardless of the state of EN1/EN2 to prevent excess power dissipation inside the MOSFET body diode. In many applications (for example, resistive loads), the full load current may be present during reverse battery. In order to activate the automatic switch on feature, the SEL2 pin must have a path to module ground. This may be path 1 as shown in Figure 36, or if the SEL2 pin is unused, the path may be through R_{PROT} to module ground.

Protection features like thermal shutdown are not available during a reverse battery event. Care must be taken to ensure that excessive power is not dissipated in the switch during the reverse battery condition.

There are two options for blocking reverse current in the system. The first option is to place a blocking device (FET or diode) in series with the battery supply, blocking all current paths. The second option is to place a blocking diode in series with the GND node of the high-side switch. This method will protect the controller portion of the switch (path 2), but it will not prevent current from flowing through the load (path 3). The diode used for the second option may be shared amongst multiple high-side switches.

Copyright © 2018–2020, Texas Instruments Incorporated

SLVSDZ5A-FEBRUARY 2018-REVISED JANUARY 2020

www.ti.com

Feature Description (continued)

Path 1 shown in Figure 36 is blocked inside of the device.




Figure 36. Current Path During Reverse Battery

9.3.1.6 Fault Event – Timing Diagrams

NOTE

All timing diagrams assume that the SELx pins are set to select the relevant channel.

The LATCH, DIA_EN, and ENx pins are controlled by the user. The timing diagrams represent a possible use-case.

Figure 37 shows the immediate current limit switch off and the retry behavior of versions A and B of the device. As shown, the switch will remain latched off until the LATCH pin is low.



Feature Description (continued)




Figure 37. Current Limit – Version A and B - Latched Behavior

Figure 38 shows the immediate current limit switch off behavior of versions A and B. In this example, LATCH is tied to GND; hence, the switch will retry after the fault is cleared and t_{RETRY} has expired.



Feature Description (continued)




Figure 38. Current Limit – Version A and B - LATCH = 0

Figure 39 illustrates auto-retry behavior and provides a zoomed-in view of the fault indication during retry. When the switch retries after a shutdown event, the SNS fault indication will remain at the fault state until V_{OUT} has risen to $V_{BB} - 1.8$ V. Once V_{OUT} has risen, the SNS fault indication is reset and current sensing is available. If there is a short-to-ground and V_{OUT} cannot rise, the SNS fault indication will remain indefinitely.

NOTE

Figure 39 assumes that t_{RETRY} has expired by the time that T_{J} reaches the hysteresis threshold.

LATCH = 0 V and DIA_EN = 5 V



Feature Description (continued)




Figure 39. Fault Indication During Retry

9.3.2 Diagnostic Mechanisms

9.3.2.1 VOUTx Short-to-Battery and Open-Load

The TPS2HB50-Q1 is capable of detecting short-to-battery and open-load events regardless of whether the switch is turned on or off, however the two conditions use different methods.


9.3.2.1.1 Detection With Switch Enabled

When the switch is enabled, the VOUTx short-to-battery and open-load conditions can be detected by the current sense feature. In both cases, the load current will be measured through the SNS pin as below the expected value.

Feature Description (continued)

9.3.2.1.2 Detection With Switch Disabled

While the switch is disabled, if DIA_EN is high, an internal comparator will detect the condition of V_{OUT} . If the load is disconnected (open load condition) or there is a short to battery the V_{OUT} voltage will be higher than the open load threshold ($V_{OL,off}$) and a fault is indicated on the SNS pin. An internal pull-up of 1 M Ω is in series with an internal MOSFET switch, so no external component is required if only a completely open load must be detected. However, if there is significant leakage or other current draw even when the load is disconnected, a lower value pull-up resistor and switch can be added externally to set the V_{OUT} voltage above the $V_{OL,off}$ during open load conditions.



This figure assumes that the device ground and the load ground are at the same potential. In a real system, there may be a ground shift voltage of 1 V to 2 V.

Figure 40. Short to Battery and Open Load Detection

The detection circuitry is only enabled when DIA_EN = HIGH and EN = LOW. If $V_{OUT} > V_{OL}$, the SNS pin will go to the fault level, but if $V_{OUT} < V_{OL}$ there will be no fault indication. The fault indication will only occur if the SEL2 pin is set to diagnose the respective channel.

While the switch is disabled and DIA_EN is high, the fault indication mechanisms will continuously represent the present status. For example, if V_{OUT} decreases from greater than V_{OL} to less than V_{OL} , the fault indication is reset. Additionally, the fault indication is reset upon the falling edge of DIA_EN or the rising edge of EN.



Feature Description (continued)




Figure 41. Open Load

9.3.2.2 SNS Output

The SNS output may be used to sense the load current or device temperature. The SELx pins will select the desired sense signal. The sense circuit will provide a current that is proportional to the selected parameter. This current will be sourced into an external resistor to create a voltage that is proportional to the selected parameter. This voltage may be measured by an ADC or comparator.

To ensure accurate sensing measurement, the sensing resistor should be connected to the same ground potential as the μ C ADC.

Table 3. Analog Ser	se Transfer Function
---------------------	----------------------

PARAMETER	TRANSFER FUNCTION
Load current	$I_{SNSI} = I_{OUT} / K_{SNS}$ (1500)
Device temperature	$I_{SNST} = (T_J - 25^{\circ}C) \times dI_{SNST} / dT + 0.85$

The SNS output will also be used to indicate system faults. I_{SNS} will go to the predefined level, I_{SNSFH} , when there is a fault. I_{SNSFH} , dI_{SNSFH} , dI_{SNST}/dT , and K_{SNS} are defined in the *Specifications* section.

9.3.2.2.1 R_{SNS} Value

The following factors should be considered when selecting the R_{SNS} value:

Current sense ratio (K_{SNS})

- Largest and smallest diagnosable load current required for application operation
- Full-scale voltage of the ADC
- Resolution of the ADC

For an example of selecting R_{SNS} value, reference Selecting the R_{SNS} Value in the applications section of this datasheet.

9.3.2.2.1.1 High Accuracy Load Current Sense

In many automotive modules, it is required that the high-side switch provide diagnostic information about the downstream load. With more complex loads, high accuracy sensing is required. A few examples follow:

- LED lighting: In many architectures, the body control module (BCM) must be compatible with both incandescent bulbs and also LED modules. The bulb may be relatively simple to diagnose. However, the LED module will consume less current and also can include multiple LED strings in parallel. The same BCM is used in both cases, so the high-side switch can accurately diagnose both load types.
- **Solenoid protection**: Often solenoids are precisely controlled by low-side switches. However, in a fault event, the low-side switch cannot disconnect the solenoid from the power supply. A high-side switch can be used to continuously monitor several solenoids. If the system current becomes higher than expected, the high-side switch can disable the module.

9.3.2.2.1.2 SNS Output Filter

To achieve the most accurate current sense value, it is recommended to filter the SNS output. There are two methods of filtering:

- Low-Pass RC filter between the SNS pin and the ADC input. This filter is illustrated in Figure 45 with typical
 values for the resistor and capacitor. The designer should select a C_{SNS} capacitor value based on system
 requirements. A larger value will provide improved filtering but a smaller value will allow for faster transient
 response.
- The ADC and microcontroller can also be used for filtering. It is recommended that the ADC collects several measurements of the SNS output. The median value of this data set should be considered as the most accurate result. By performing this median calculation, the microcontroller can filter out any noise or outlier data.

9.3.2.3 Fault Indication and SNS Mux

The following faults will be communicated through the SNS output:

- Switch shutdown, due to:
 - Thermal Shutdown
 - Current limit
- Open-Load / V_{OUT} shorted-to-battery

Open-load and short-to-battery are not indicated while the switch is enabled, although these conditions can still be detected through the sense current. Hence, if there is a fault indication corresponding to an enabled channel, then it must be either due to an overcurrent or overtemperature event.

The SNS pin will only indicate the fault if the SELx pins are selecting the relevant channel. When the device is set to measure temperature, the pin will be measuring the temperature of whichever channel is at a higher temperature.

	INPUTS					
DIA_EN	SEL1	SEL2	FAULT DETECT ⁽¹⁾	SNS		
0	Х	Х	Х	High-Z		
1	0	0	0	CH1 current		
1	0	1	0	CH2 current		
1	1	0	0	Device temperature		

Table 4. Version A/B SNS Mux

(1) Fault Detect encompasses multiple conditions:
 (a) Switch shutdown and waiting for retry
 (b) Open-load and short-to-battery

	INPUTS					
DIA_EN	SEL1	SEL2	FAULT DETECT ⁽¹⁾	SNS		
1	1	1	0	N/A		
1	0	0	1	I _{SNSFH}		
1	0	1	1	I _{SNSFH}		
1	1	0	1	Device temperature		
1	1	1	1	N/A		

Table 4. Version A/B SNS Mux (continued)

9.3.2.4 Resistor Sharing

Multiple high-side channels may use the same SNS resistor as shown in Figure 42. This reduces the total number of passive components in the system and the number of ADC terminals that are required of the microcontroller.




Figure 42. Sharing R_{SNS} Among Multiple Devices

9.3.2.5 High-Frequency, Low Duty-Cycle Current Sensing

Some applications will operate with a high-frequency, low duty-cycle PWM or require fast settling of the SNS output. For example, a 250 Hz, 5% duty cycle PWM will have an on-time of only 200 μ s that must be accommodated. The micro-controller ADC may sample the SNS signal after the defined settling time t_{SNSION3}.






Figure 43. Current Sensing in Low-Duty Cycle Applications

9.4 Device Functional Modes

During typical operation, the TPS2HB50-Q1 can operate in a number of states that are described below and shown as a state diagram in Figure 44.

9.4.1 Off

Off state occurs when the device is not powered.

9.4.2 Standby

Standby state is a low-power mode used to reduce power consumption to the lowest level. Diagnostic capabilities are not available in Standby mode.

9.4.3 Diagnostic

Diagnostic state may be used to perform diagnostics while the switches are disabled.

9.4.4 Standby Delay

The Standby Delay state is entered when EN1, EN2, and DIA_EN are low. After t_{STBY}, if the ENx and DIA_EN pins are still low, the device will go to Standby state.

9.4.5 Active


In Active state, one or more of the switches are enabled. The diagnostic functions may be turned on or off during Active state.

9.4.6 Fault

The Fault state is entered if a fault shutdown occurs (thermal shutdown or current limit). After all faults are cleared, the LATCH pin is low, and the retry timer has expired, the device will transition out of Fault state. If the relevant ENx pin is high, the switch will re-enable. If the relevant ENx pin is low, the switch will remain off.



Device Functional Modes (continued)



CH1 and CH2 operate independently. Each channel is enabled or disabled independently. Also, if there is a fault on one channel, the other channel is not affected.

Figure 44. State Diagram




10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

Figure 45 shows the schematic of a typical application for the TPS2HB50-Q1. It includes all standard external components. This section of the datasheet discusses the considerations in implementing commonly required application functionality.



With the ground protection network, the device ground will be offset relative to the microcontroller ground.

Figure 45. System Diagram

COMPONENT	TYPICAL VALUE	PURPOSE
R _{PROT}	15 kΩ	Protect the microcontroller and device I/O pins.
R _{SNS}	1 kΩ	Translate the sense current into sense voltage.
C _{SNS}	100 pF - 10 nF	Creates Low-pass filter for the ADC input
R _{GND}	4.7 kΩ	Stabilize GND potential during turn-off of inductive load.
D _{GND}	BAS21 Diode	Protect the device during reverse battery.

Table 5. Recommended External Components

(2)

(3)

www.ti.com

Application Information (continued)

COMPONENT	TYPICAL VALUE	PURPOSE
R _{ILIM}	5 kΩ - 25 kΩ	Set the current limit threshold.
0	4.7 nF to Device GND	Filters voltage transients (for example, ESD, ISO7637-2) and improves emissions
C _{VBB}	220 nF to Module GND	Stabilize the input supply and filter out low frequency noise.
C _{OUT}	220 nF	Filters voltage transients (for example, ESD, ISO7637-2)

Table 5. Recommended External Components (continued)

10.1.1 Ground Protection Network

As discussed in the *Reverse Battery* section, D_{GND} may be used to prevent excessive reverse current from flowing into the device during a reverse battery event. Additionally, R_{GND} is placed in parallel with D_{GND} if the switch is used to drive an inductive load. The ground protection network (D_{GND} and R_{GND}) may be shared amongst multiple high-side switches.

A minimum value for R_{GND} may be calculated by using the absolute maximum rating for I_{GND} . During the reverse battery condition, $I_{GND} = V_{BB} / R_{GND}$:

 $R_{GND} \ge V_{BB} / I_{GND}$

- Set V_{BB} = -13.5 V
- Set $I_{GND} = -50$ mA (absolute maximum rating)

 $R_{GND} \ge -13.5 \text{ V} / -50 \text{ mA} = 270 \Omega$

In this example, it is found that R_{GND} must be at least 270 Ω . It is also necessary to consider the power dissipation in R_{GND} during the reverse battery event:

$$P_{RGND} = V_{BB}^2 / R_{GND}$$

$$P_{RGND} = (13.5 \text{ V})^2 / 270 \Omega = 0.675 \text{ W}$$

In practice, R_{GND} may not be rated for such a high power. In this case, a larger resistor value should be selected.

10.1.2 Interface With Microcontroller

The ground protection network will cause the device ground to be at a higher potential than the module ground (and microcontroller ground). This offset will impact the interface between the device and the microcontroller.

Logic pin voltage will be offset by the forward voltage of the diode. For input pins (for example, EN1), the designer must consider the V_{IH} specification of the switch and the V_{OH} specification of the microcontroller. For a system that *does not* include D_{GND} , it is required that $V_{OH} > V_{IH}$. For a system that *does* include D_{GND} , it is required that $V_{OH} > V_{IH}$. For a system that *does* include D_{GND} , it is required that $V_{OH} > V_{IH}$.

The sense resistor, R_{SNS} , should be terminated to the microcontroller ground. In this case, the ADC can accurately measure the SNS signal even if there is an offset between the microcontroller ground and the device ground.

10.1.3 I/O Protection

R_{PROT} is used to protect the microcontroller I/O pins during system-level voltage transients such as ISO pulses or reverse battery. The SNS pin voltage can exceed the ADC input pin maximum voltage if the fault or saturation current causes a high enough voltage drop across the sense resistor. If that can occur in the design (for example, by switching to a high value R_{SNS} to improve ADC input level), then an appropriate external clamp has to be designed to prevent a high voltage at the SNS output and the ADC input.

10.1.4 Inverse Current

Inverse current occurs when 0 V < V_{BB} < V_{OUTx} . In this case, current may flow from V_{OUTx} to V_{BB} . Inverse current cannot be caused by a purely resistive load. However, a capacitive or inductive load can cause inverse current. For example, if there is a significant amount of load capacitance and the V_{BB} node has a transient droop, V_{OUTx} may be greater than V_{BB} .

Copyright © 2018–2020, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

The TPS2HB50-Q1 will not detect inverse current. When the switch is enabled, inverse current will pass through the switch. When the switch is disabled, inverse current may pass through the MOSFET body diode. The device will continue operating in the normal manner during an inverse current event.

10.1.5 Loss of GND

The ground connection may be lost either on the device level or on the module level. If the ground connection is lost, both switches will be disabled. If the switch was already disabled when the ground connection was lost, the switch will remain disabled. When the ground is reconnected, normal operation will resume.

10.1.6 Automotive Standards

The TPS2HB50-Q1 is designed to be protected against all relevant automotive standards to ensure reliable operations when connected to a 12-V automotive battery.

10.1.6.1 ISO7637-2

The TPS2HB50-Q1 is tested according to the ISO7637-2:2011 (E) standard. The test pulses are applied both with the switches enabled and disabled. The test setup includes only the DUT and minimal external components: C_{VBB} , C_{OUT} , D_{GND} , and R_{GND} .

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as: *The function does not perform as designed during the test but returns automatically to normal operation after the test.* See Table 6 for ISO7637-2:2011 (E) expected results.

TEST PULSE	TEST PULSE SEVE STATUS II FUNCTIO		MINIMUM NUMBER OF PULSES OR TEST	BURST CYCLE / PULSE REPETITION TIME		
	LEVEL	US	TIME	MIN	MAX	
1	III	–112 V	500 pulses	0.5 s		
2a ⁽¹⁾	III	+55 V	500 pulses	0.20 s	5 s	
2b	IV	+10 V	10 pulses	0.5 s	5 s	
3a	IV	–220 V	1 hour	90 ms	100 ms	
3b	IV	+150 V	1 hour	90 ms	100 ms	

Table 6. ISO7637-2:2011 (E) Results

(1) 1 μ F capacitance on C_{VBB} is required for passing level 3 ISO7637 pulse 2 A.

10.1.6.2 AEC – Q100-012 Short Circuit Reliability

The TPS2HB50-Q1 is tested according to the AEC-Q100-012 Short Circuit Reliability standard. This test is performed to demonstrate the robustness of the device against V_{OUT} short-to-ground events. Test conditions and test procedures are summarized in Table 7. For further details, refer to the AEC - Q100-012 standard document.

Test conditions:

- LATCH = 0 V
- $I_{\text{LIM}} = 5 \text{ k}\Omega$
- 10 units from 3 separate lots for a total of 30 units
- $L_{supply} = 5 \ \mu H, \ R_{supply} = 10 \ m\Omega$
- V_{BB} = 14 V

Test procedure:

- Parametric data is collected on each unit pre-stress.
- · Each unit is enabled into a short-circuit with the required short circuit cycles or duration as specified.
- Functional testing is performed on each unit post-stress to verify that the part still operates as expected.

The cold repetitive test is run at 85°C which is the worst case condition for the device to sustain a short circuit. The cold repetitive test refers to the device being given time to cool down between pulses, rather than being run at a cold temperature. The load short circuit is the worst case situation, since the energy stored in the cable inductance can cause additional harm. The fast response of the device ensures current limiting occurs quickly and at a current close to the load short condition. In addition, the hot repetitive test is performed as well.



		••=•••••			
TEST	LOCATION OF SHORT	DEVICE VERSION	NO. OF CYCLES / DURATION	NO. OF UNITS	NO. OF FAILS
Cold Repetitive - Long Pulse	Load Short Circuit, $L_{short} = 5 \ \mu H$, $R_{short} = 100 \ m\Omega$, $T_A = 85^{\circ}C$	В	100 k cycles	30	0
Hot Repetitive - Long Pulse	Load Short Circuit, $L_{short} = 5 \mu H$, $R_{short} = 100 \text{ m}\Omega$, $T_A = 25^{\circ}C$	В	100 hours	30	0

Table 7. AEC - Q100-012 Test Results

10.2 Typical Application

This application example demonstrates how the TPS2HB50-Q1 device can be used to power resistive heater loads in automotive seats. In this example, we consider dual heater loads that are powered independently by the two channels of the device. A dual-channel device is the ideal solution as it will yield a smaller solution size relative to two single-channel devices.




Figure 46. Block Diagram for Powering Dual Heater Loads

10.2.1 Design Requirements

For this design example, use the input parameters shown in Table 8.

DESIGN PARAMETER	EXAMPLE VALUE							
V _{BB}	13.5 V							
Load Ch1 - Heater 1	32 W max							
Load Ch2 - Heater 2	32 W max							

Table 8. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Load Current Sense	30 mA to 6 A
I _{LIM}	4 A
Ambient temperature	70°C
$R_{ hetaJA}$	32.5°C/W (depending on PCB)
Device Version	A
Procedure	

Table 8. Design Parameters (continued)

10.2.2 Detailed Design P ocedure

10.2.2.1 Thermal Considerations

The DC current in each channel under maximum load power condition will be around 2.4 A. Both heater loads can be ON at the same time, so the case where both channels are enabled simultaneously is considered to assume worst case heating.

Power dissipation in the switch is calculated in Equation 4. R_{ON} is assumed to be 100 m Ω because this is the maximum specification at high temperature. In practice, R_{ON} will almost always be lower.

$$P_{FET} = I^2 \times R_{ON}$$
(4)
$$P_{FET} = (2.4 \text{ A})^2 \times 100 \text{ m}\Omega = 0.58 \text{ W}$$
(5)

If both channels are enabled, then the total power dissipation is 1.15 W. The junction temperature of the device can be calculated using Equation 6 and the $R_{\theta JA}$ value from the *Specifications* section.

$$T_{J} = T_{A} + R_{\theta JA} \times P_{FET}$$

$$T_{J} = 70^{\circ}C + 32.5^{\circ}C/W \times 1.15 W = 107.5^{\circ}C$$
(6)

The maximum junction temperature rating for the TPS2HB50-Q1 device is $T_J = 150^{\circ}C$. Based on the above example calculation, the device temperature will stay below the maximum rating.

10.2.2.2 R_{ILIM} Calculation

In this application, the TPS2HB50-Q1 must allow for the maximum 2.4-A current with margin but minimize the energy in the switch during a fault condition by minimizing the current limit. For this application, the best ILIM set point is approximately 4 A. Equation 7 allows you to calculate the R_{ILIM} value that is placed from the I_{LIMX} pins to V_{BB} . R_{ILIM} is calculated in k Ω .

$$R_{\rm ILIM} = K_{\rm CL} / I_{\rm CL}$$
⁽⁷⁾

Because this device is version A, the K_{CL} value in the Specifications section is 40 A × k Ω .

 $R_{ILIM} = 40 \text{ A} \times k\Omega / 4 \text{ A} = 10 \text{ k}\Omega$

For a I_{LIM} of 4 A, the R_{ILIM} value should be set at approximately 10 k Ω .

10.2.2.3 Diagnostics

If the resistive heating load is disconnected (heater malfunction), an alert is desired. Open-load detection can be performed in the switch-enabled state with the current sense feature of the TPS2HB50-Q1 device. Under open load condition, the current in the SNS pin will be the fault current and the can be detected from the sense voltage measurement.

10.2.2.3.1 Selecting the R_{SNS} Value

Table 9 shows the requirements for the load current sense in this application. The K_{SNS} value is specified for the device and can be found in the Specifications section.

PARAMETER	EXAMPLE VALUE
Current Sense Ratio (K _{SNS})	1500
Largest diagnosable load current	6 A
Smallest diagnosable load current	30 mA
Full-scale ADC voltage	5-V

tion Parameters

(8)



Table 9. R_{SNS} Calculation Parameters (continued)

PARAMETER	EXAMPLE VALUE		
ADC resolution	10-bit		

The load current measurement requirements of 6 A ensures that even in the event of a overcurrent surpassing the device internal 4-A limit, the MCU can register and react by shutting down the TPS2HB50-Q1, while the low level of 30 mA allows for accurate measurement of low load currents.

The R_{SNS} resistor value should be selected such that the largest diagnosable load current puts V_{SNS} at about 95% of the ADC full-scale. With this design, any ADC value above 95% can be considered a fault. Additionally, the R_{SNS} resistor value should ensure that the smallest diagnosable load current does not cause V_{SNS} to fall below 1 LSB of the ADC. With the given example values, a 1.2-k Ω sense resistor satisfies both requirements shown in Table 10.

LOAD (A)	SENSE RATIO	I _{SNS} (mA)	R _{SNS} (Ω)	V _{SNS} (V)	% of 5-V ADC
0.030	1500	0.02	1200	0.024	0.5%
6	1500	4	1200	4.800	96.0%

Table 10. V_{SNS} Calculation

10.2.3 Application Curves

When the device receives a rising edge on the ENx pulse the output will turn on as shown in . After the turn-on delay time, the device V_{OUT} goes to the V_{BB} supply and begins outputting the steady state resistive current.




Figure 47. Turn On Waveform

When the device turns off on a falling edge of ENx, the channel I_{OUT} will go to zero and the V_{OUT} will drop to zero as well as shown in Figure 48.

NSTRUMENTS

ÈXAS




Figure 48. Turn-Off Waveform

While enabled, it is important to measure the output current through both channels. Figure 49 shows this behavior when toggling the SELx pins. The image shows that when SEL2 toggles high to low, the SNS pin toggles between representing I_{OUT1} and I_{OUT2} . When SEL2 is low SNS represents I_{OUT1} and when SEL2 is high SNS represents I_{OUT2} . This image shows that channel 2 is currently outputting twice the output current as channel 1.




Figure 49. Toggling Between CH1 and CH2 Current Measurement

EXAS

NSTRUMENTS




Figure 50. SNS Settling Time

If the output of the TPS2HB50-Q1 is short-circuited, the device will protect the system from failure. shows the device turning off the output at a set current limit when the output is short circuited. (Note: Figure 51shows a case with a higher R_{ILIM} than calculated in this example, so the current limit is higher than 18 A).




Figure 51. TPS2HB50B-Q1 Short Circuit Waveform



11 Power Supply Recommendations

The TPS2HB50-Q1 device is designed to operate in a 12-V automotive system. The nominal supply voltage range is 6 V to 18 V as measured at the V_{BB} pin with respect to the GND pin of the device. In this range the device meets full parametric specifications as listed in the *Electrical Characteristics* table. The device is also designed to withstand voltage transients beyond this range. When operating outside of the nominal voltage range but within the operating voltage range, the device will exhibit normal functional behavior. However, parametric specifications may not be specified outside the nominal supply voltage range.

V _{BB} Voltage Range	Note
3 V to 6 V	Transients such as cold crank and start-stop, functional operation are specified but some parametric specifications may not apply. The device is completely short-circuit protected up to 125°C.
6 V to 18 V	Nominal supply voltage, all parametric specifications apply. The device is completely short-circuit protected up to 125°C.
18 V to 24 V	Transients such as jump-start and load-dump, functional operation specified but some parametric specifications may not apply. The device is completely short-circuit protected up to 125°C.
18 V to 40 V	Transients such as jump-start and load-dump, functional operation specified but some parametric specifications may not apply.

44



12 Layout

12.1 Layout Guidelines

To achieve optimal thermal performance, connect the exposed pad to a large copper pour. On the top PCB layer, the pour may extend beyond the package dimensions as shown in the example below. In addition to this, it is recommended to have a V_{BB} plane either on one of the internal PCB layers or on the bottom layer.

Vias should connect this plane to the top V_{BB} pour.

Ensure that all external components are placed close to the pins. Device current limiting performance can be harmed if the R_{ILIM} is far from the pins and extra parasitics are introduced.

12.2 Layout Example

The layout example shown below is for device versions A/B.




Figure 52. PWP Layout Example

TEXAS INSTRUMENTS

www.ti.com

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

- TI's How To Drive Inductive, Capacitive, and Lighting Loads with Smart High Side Switches
- TI's Short Circuit Reliability Test for Smart Power Switch
- TI's Adjustable Current Limit of Smart Power Switches
- TI's TPS2HB35-Q1 40-V, 35-mΩ Dual-Channel Smart High-Side Switch
- TI's Improved Automotive Short Circuit Reliability with Adjustable Current Limiting

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS2HB50AQPWPRQ1	ACTIVE	HTSSOP	PWP	16	3000	RoHS-Exempt & Green	NIPDAU	Level-3-260C-168HRS	-40 to 125	2HB50AQ	Samples
TPS2HB50BQPWPRQ1	ACTIVE	HTSSOP	PWP	16	3000	RoHS-Exempt & Green	NIPDAU	Level-3-260C-168HRS	-40 to 125	2HB50BQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2HB50AQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS2HB50BQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

29-Jan-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2HB50AQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0
TPS2HB50BQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0

GENERIC PACKAGE VIEW

PWP 16

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




PWP0016M



PACKAGE OUTLINE

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.




PWP0016M

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




PWP0016M

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated